STR910FAM32X6 datasheet(14/78 Pages) STMICROELECTRONICS

14 / 78 page

Functional overview

STR91xFA

14/78

2.10

Clock control unit (CCU)

The CCU generates a master clock of frequency fMSTR. From this master clock the CCU also

generates individually scaled and gated clock sources to each of the following functional blocks

within the STR91xFA.

●

CPU, fCPUCLK

●

Advanced High-performance Bus (AHB), fHCLK

●

Advanced Peripheral Bus (APB), fPCLK

●

Flash Memory Interface (FMI), fFMICLK

●

External Memory Interface (EMI), fBCLK

●

UART Baud Rate Generators, fBAUD

●

USB, fUSB

2.10.1 Master clock sources

The master clock in the CCU (fMSTR) is derived from one of three clock input sources. Under

firmware control, the CPU can switch between the three CCU inputs without introducing any

glitches on the master clock output. Inputs to the CCU are:

●

Main Oscillator (fOSC). The source for the main oscillator input is a 4 to 25 MHz external

crystal connected to STR91xFA pins X1_CPU and X2_CPU, or an external oscillator

device connected to pin X1_CPU.

●

PLL (fPLL). The PLL takes the 4 to 25 MHz oscillator clock as input and generates a master

clock output up to 96 MHz (programmable). By default, at power-up the master clock is

sourced from the main oscillator until the PLL is ready (locked) and then the CPU may

switch to the PLL source under firmware control. The CPU can switch back to the main

oscillator source at any time and turn off the PLL for low-power operation. The PLL is

always turned off in Sleep mode.

●

RTC (fRTC). A 32.768 kHz external crystal can be connected to pins X1_RTC and

X2_RTC, or an external oscillator connected to pin X1_RTC to constantly run the real-time

clock unit. This 32.768 kHz clock source can also be used as an input to the CCU to run

the CPU in slow clock mode for reduced power.

VIC1.9

Wake-Up (all)

Logic OR of all 32 inputs of Wake-Up unit (30 pins, RTC, and

USB Resume)

VIC1.10

Wake-up Group 0

Logic OR of 8 interrupt sources: RTC, USB Resume, pins

P3.2 to P3.7

VIC1.11

Wake-up Group 1

Logic OR of 8 interrupts from pins P5.0 to P5.7

VIC1.12

Wake-up Group 2

Logic OR of 8 interrupts from pins P6.0 to P6.7

VIC1.13

Wake-up Group 3

Logic OR of 8 interrupts from pins P7.0 to P7.7

VIC1.14

USB

USB Bus Resume Wake-up (also input to wake-up unit)

31 (low priority)

VIC1.15

PFQ-BC

Special use of interrupts from Prefetch Queue and Branch

Cache

Table 3.

VIC IRQ Channels

IRQ Channel

hardware

priority

VIC input

channel

Logic Block

Interrupt Source

STR910FAM32X6 数据表(PDF) 14 Page - STMicroelectronics

STR910FAM32X6 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载