ICS1893CFILF datasheet(17/126 Pages) ICST

17 / 126 page

Chapter 5 Interface Overviews

ICS1893CF, Rev. F, 03/01/07

Mar. 2007

ICS1893CF Data Sheet Rev. F - Release

5.1 MII Data Interface

The ICS1893CF’s MAC Interface is the Media Independent Interface (MII) operating at either 10 Mbps or

100 Mbps. The ICS1893CF MAC Interface is configured for the MII Data Interface mode, data is transferred

between the PHY and the MAC as framed, 4-bit parallel nibbles. In addition, the interface also provides

status and control signals to synchronize the transfers.

The ICS1893CF provides a full complement of the ISO/IEC-specified MII signals. Its MII has both a

transmit and a receive data path to synchronously exchange 4 bits of data (that is, nibbles).

• The ICS1893CF’s MII transmit data path includes the following:

– A data nibble, TXD[3:0]

– A transmit data clock to synchronize transfers, TXCLK

– A transmit enable signal, TXEN

– The TXER pin is not available on the ICS1893CF

• The ICS1893CF’s MII receive data path includes the following:

– A separate data nibble, RXD[3:0]

– A receive data clock to synchronize transfers, RXCLK

– A receive data valid signal, RXDV

Both the MII transmit clock and the MII receive clock are provided to the MAC/Reconciliation sublayer by

the ICS1893CF (that is, the ICS1893CF sources the TXCLK and RXCLK signals to the MAC).

Clause 22 also defines as part of the MII a Carrier Sense signal (CRS) and a Collision Detect signal (COL).

The ICS1893CF is fully compliant with these definitions and sources both of these signals to the MAC.

When operating in:

• Half-duplex mode, the ICS1893CF asserts the Carrier Sense signal when data is being either

transmitted or received. While operating in half-duplex mode, the ICS1893CF also asserts its Collision

Detect signal to indicate that data is being received while a transmission is in progress.

• Full-duplex mode, the ICS1893CF asserts the Carrier Sense signal only when receiving data and forces

the Collision Detect signal to remain inactive.

As mentioned in Section 4.1.1.3, “Hot Insertion”, the ICS1893CF design allows hot insertion of its MII. That

is, it is possible to connect its MII to a MAC when power is already applied to the MAC. To support this

functionality, the ICS1893CF isolates its MII signals and tri-states the signals on all Twisted-Pair Transmit

pins (TP_TXP and TP_TXN) during a power-on reset. Upon completion of the reset process, the

ICS1893CF enables its MII and enables its Twisted-Pair Transmit signals.

ICS1893CFILF 数据表(PDF) 17 Page - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 17 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载