数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS1893CFILF 数据表(PDF) 45 Page - Integrated Circuit Systems

部件名 ICS1893CFILF
功能描述  3.3-V 10Base-T/100Base-TX Integrated PHYceive
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 45 Page - Integrated Circuit Systems

Back Button ICS1893CFILF Datasheet HTML 41Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 42Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 43Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 44Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 45Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 46Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 47Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 48Page - Integrated Circuit Systems ICS1893CFILF Datasheet HTML 49Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 126 page
background image
Chapter 7 Management Register Set
ICS1893CF, Rev. F, 03/01/07
Mar. 2007
45
ICS1893CF Data Sheet Rev. F - Release
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
7.1.4 Management Register Bit Special Functions
This section discusses the types of special functions for the Management Register bits.
7.1.4.1 Latching High Bits
The purpose of a latching high (LH) bit is to record an event. An LH bit records an event by monitoring an
active-high signal and then latching this active-high signal when it triggers (that is, when the event occurs).
A latching high bit, once set to logic one, remains set until either a reset occurs or it is read by an STA.
Immediately following an STA read of an LH bit, the ICS1893CF latches the current state of the signal into
the LH bit. When an STA reads an LH bit:
Once, the LL bit provides the STA with a history of whether or not the event has ever occurred. That is,
this first read provides the STA with a history of the condition and latches the current state of the signal
into the LL bit for the next read.
Twice in succession, the LH bit provides the STA with the current state of the monitored signal.
7.1.4.2 Latching Low Bits
As with latching high bits, the purpose of a latching low (LL) bit is also to record an event. An LL bit records
an event by monitoring an active-low signal and then latching this active-low signal when it triggers (that is,
when the event occurs).
A latching low bit, once cleared to logic zero, remains cleared until either a reset occurs or it is read by an
STA. Immediately following an STA read of an LL bit, the ICS1893CF latches the current state of the
active-low signal into the LL bit. When an STA reads an LL bit:
Once, the LL bit provides the STA with a history of whether or not the event has ever occurred. That is,
this first read provides the STA with a history of the condition and latches the current state of the signal
into the LL bit for the next read.
Twice in succession, the LL bit provides the STA with the current state of the monitored signal.
7.1.4.3 Latching Maximum Bits
For the ICS1893CF, the purpose of latching maximum (LMX) bits is to track the progress of internal state
machines. The LMX bits act in combination with other LMX bits to save the maximum collective value of a
defined group of LMX bits, from the most-significant bit to the least-significant bit.
For example, assume a group of LMX bits is defined as register bits 13 through 11. If these bits first have a
value of 3o (octal) and then the state machine they are monitoring advances to state:
2o, then the 2o value does not get latched.
4o (or any other value greater than 3o), then in this case, the value of 4o does get latched.
LMX bits retain their value until either a reset occurs or they are read by an STA. Immediately following an
STA read of a defined group of LMX bits, the ICS1893CF latches the current state of the monitored state
machine into the LMX bits. When an STA reads a group of LMX bits:
Once, the LMX bits provide the STA with a history of the maximum value that the state machine has
achieved and latches the current state of the state machine into the LMX bits for the next read.
Twice in succession, the LMX bits provide the STA with the current state of the monitored state machine.
7.1.4.4 Self-Clearing Bits
Self-clearing (SC) bits automatically clear themselves to logic zero after a pre-determined amount of time
without any further STA access. The SC bits have a default value of logic zero and are triggers to begin
execution of a function. When the STA writes a logic one to an SC bit, the ICS1893CF begins executing the
function assigned to that bit. After the ICS1893CF completes executing the function, it clears the bit to
indicate that the action is complete.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com