ICS1893CFILF datasheet(78/126 Pages) ICST

78 / 126 page

ICS1893CF, Rev. F, 03/01/07

Mar. 2007

Chapter 7 Management Register Set

ICS1893CF Data Sheet - Release

7.13.2 Polarity Reversed (bit 18.14)

The Polarity Reversed bit is used to inform an STA whether the ICS1893CF has detected that the signals

on the Twisted-Pair Receive Pins (TP_RXP and TP_RXN) are reversed. When the signal polarity is:

• Correct, the ICS1893CF sets bit 18.14 to a logic zero.

• Reversed, the ICS1893CF sets bit 18.14 to logic one.

Note: The ICS1893CF can detect this situation and perform all its operations normally, independent of

the reversal.

7.13.3 ICS Reserved (bits 18.13:6)

See Section 7.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.

7.13.4 Jabber Inhibit (bit 18.5)

The Jabber Inhibit bit allows an STA to disable Jabber Detection. When an STA sets this bit to:

• Zero, the ICS1893CF enables 10Base-T Jabber checking.

• One, the ICS1893CF disables its check for a Jabber condition during data transmission.

7.13.5 ICS Reserved (bit 18.4)

See Section 7.11.2, “ICS Reserved (bits 16.14:11)”, the text for which also applies here.

7.13.6 Auto Polarity Inhibit (bit 18.3)

The Auto Polarity Inhibit bit allows an STA to prevent the automatic correction of a polarity reversal on the

Twisted-Pair Receive pins (TP_RXP and TP_RXN). If an STA sets this bit to logic:

• Zero (the default), the ICS1893CF automatically corrects a polarity reversal on the Twisted-Pair Receive

pins.

• One, the ICS1893CF either disables or inhibits the automatic correction of reversed Twisted-Pair

Receive pins.

Note: The ICS1893CF will not complete the Auto-MDIX function for an inverted polarity cable. This

is a rare event with modern manufactured cables. Full Auto-Negotiation and Auto Polarity

Correction will complete when the Auto-MDIX function is disabled. Software control for the

Auto-MDIX function is available in MDIO Register 19 Bits 9:8.

7.13.7 SQE Test Inhibit (bit 18.2)

The SQE Test Inhibit bit allows an STA to prevent the generation of the Signal Quality Error pulse. When an

STA sets this bit to logic:

• Zero, the ICS1893CF enables its SQE Test generation.

• One, the ICS1893CF disables its SQE Test generation.

The SQE Test provides the ability to verify that the Collision Logic is active and functional. A 10Base-T SQE

test is performed by pulsing the Collision signal for a short time after each packet transmission completes,

that is, after TXEN goes inactive.

Note:

1. The SQE Test is automatically inhibited in full-duplex and repeater modes, thereby disabling the

functionality of this bit.

2. This bit is a control bit and not a status bit. Therefore, it is not updated to indicate this automatic

inhibiting of the SQE test in full-duplex mode or repeater mode.

ICS1893CFILF 数据表(PDF) 78 Page - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 78 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载