ICS1893CFILF datasheet(46/126 Pages) ICST

46 / 126 page

ICS1893CF, Rev. F, 03/01/07

Mar. 2007

Chapter 7 Management Register Set

ICS1893CF Data Sheet - Release

7.2 Register 0: Control Register

Table 7-5 lists the bits for the Control Register, a 16-bit register used to establish the basic operating modes

of the ICS1893CF.

• The Control Register is accessible through the MII Management Interface.

• Its operation is independent of the MAC Interface configuration.

• It is fully compliant with the ISO/IEC Control Register definition.

Note: For an explanation of acronyms used in Table 7-5, see Chapter 1, “Abbreviations and Acronyms”.

† Whenever the PHY address of Table 7-16:

• Is equal to 00000 (binary), the Isolate bit 0.10 is logic one.

• Is not equal to 00000, the Isolate bit 0.10 is logic zero.

‡ As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value

to all Reserved bits.

7.2.1 Reset (bit 0.15)

This bit controls the software reset function. Setting this bit to logic one initiates an ICS1893CF software

reset during which all Management Registers are set to their default values and all internal state machines

are set to their idle state. For a detailed description of the software reset process, see Section 4.1.2.3,

“Software Reset”.

During reset, the ICS1893CF leaves bit 0.15 set to logic one and isolates all STA management register

accesses. However, the reset process is not complete until bit 0.15 (a Self-Clearing bit), is set to logic zero,

which indicates the reset process is terminated.

Table 7-5. Control Register (Register 0 [0x00]

Bit

Definition

When Bit = 0

When Bit = 1

Ac-

cess

De-

fault

Hex

0.15

Reset

No effect

ICS1893CF enters Reset

mode

R/W

0.14

Loopback enable

Disable Loopback mode

Enable Loopback mode

R/W

–

0.13

Data rate select

10 Mbps operation

100 Mbps operation

R/W

–

0.12

Auto-Negotiation enable

Disable Auto-Negotiation Enable Auto-Negotiation

R/W

–

0.11

Low-power mode

Normal power mode

Low-power mode

R/W

–

0/4†

0.10

Isolate

No effect

Isolate ICS1893CF from

MII

R/W

–

0/1†

0.9

Auto-Negotiation restart

No effect

Restart Auto-Negotiation

R/W

0.8

Duplex mode

Half-duplex operation

Full-duplex operation

R/W

–

0.7

Collision test

No effect

Enable collision test

R/W

–

0.6

IEEE reserved

Always 0

N/A

–

0‡

0.5

IEEE reserved

Always 0

N/A

–

0‡

0.4

IEEE reserved

Always 0

N/A

–

0‡

0.3

IEEE reserved

Always 0

N/A

–

0‡

0.2

IEEE reserved

Always 0

N/A

–

0‡

0.1

IEEE reserved

Always 0

N/A

–

0‡

0.0

IEEE reserved

Always 0

N/A

–

0‡

ICS1893CFILF 数据表(PDF) 46 Page - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 46 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ICS1893CFILF 数据表(PDF) 46 Page - Integrated Circuit Systems

ICS1893CFILF 数据表(HTML) 46 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载