数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP3950SL 数据表(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 LP3950SL
功能描述  Color LED Driver with Audio Synchronizer
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

LP3950SL 数据表(HTML) 10 Page - National Semiconductor (TI)

Back Button LP3950SL Datasheet HTML 6Page - National Semiconductor (TI) LP3950SL Datasheet HTML 7Page - National Semiconductor (TI) LP3950SL Datasheet HTML 8Page - National Semiconductor (TI) LP3950SL Datasheet HTML 9Page - National Semiconductor (TI) LP3950SL Datasheet HTML 10Page - National Semiconductor (TI) LP3950SL Datasheet HTML 11Page - National Semiconductor (TI) LP3950SL Datasheet HTML 12Page - National Semiconductor (TI) LP3950SL Datasheet HTML 13Page - National Semiconductor (TI) LP3950SL Datasheet HTML 14Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
SPI Timing Parameters
V
DD1 =VDD2 =VDDA = 2.70V to 2.90V, VDDIO = 1.80V to VDD1,2 V
Symbol
Parameter
Limit
Units
Min
Max
1
Cycle Time
80
ns
2
Enable Lead Time
40
ns
3
Enable Lag Time
40
ns
4
Clock Low Time
40
ns
5
Clock High Time
40
ns
6
Data Setup Time
0
ns
7
Data Hold Time
20
ns
8
Data Access Time
27
ns
9
Output Disable Time
27
ns
10
Output Data Valid
37
ns
11
Output Data Hold Time
0
ns
12
SS Inactive Time
15
ns
Note: Data guaranteed by design.
I
2C Compatible Interface
I
2C SIGNALS
In I
2C compatible mode, the LP3950 pin SCL is used for the
I
2C clock and the SDA pin is used for the I2C data. Both
these signals need a pull-up resistor according to I
2C speci-
fication. The values of the pull-up resistors are determined
by the capacitance of the bus (typ.
A1.8k). Signal timing
specifications are shown in Table I
2C Timing Parameters .
Unused pin SO can be left unconnected and pin SI must be
connected to V
DDIO or GND (address selector). Maximum bit
rate is 400 kbit/s (V
DDIO 1.80V to VDD1,2V). I
2C compatible
interface can be used down to 1.65 V
DDIO with maximum bit
rate of 200 kbit/s.
I
2C DATA VALIDITY
The data on the SDA line must be stable during the HIGH
period of the clock signal (SCL). In other words, state of the
data line can only be changed when CLK is LOW.
I
2C START AND STOP CONDITIONS
START and STOP bits classify the beginning and the end of
the I
2C session. START condition is defined as SDA signal
transition from HIGH to LOW while SCL line is HIGH. STOP
condition is defined as the SDA transition from LOW to HIGH
while SCL is HIGH. The I
2C master always generates
START and STOP bits. The I
2C bus is considered to be busy
after START condition and free after STOP condition. During
data transmission, the I
2C master can generate repeated
START conditions. First START and repeated START condi-
tions are equivalent, function-wise.
20129310
FIGURE 5. I
2C Signals: Data Validity
www.national.com
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com