数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADC3908CSSS 数据表(PDF) 36 Page - Texas Instruments

部件名 ADC3908CSSS
功能描述  ADC3908Dx and ADC3908Sx 8-bit, 25 to 125MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

ADC3908CSSS 数据表(HTML) 36 Page - Texas Instruments

Back Button ADC3908CSSS Datasheet HTML 32Page - Texas Instruments ADC3908CSSS Datasheet HTML 33Page - Texas Instruments ADC3908CSSS Datasheet HTML 34Page - Texas Instruments ADC3908CSSS Datasheet HTML 35Page - Texas Instruments ADC3908CSSS Datasheet HTML 36Page - Texas Instruments ADC3908CSSS Datasheet HTML 37Page - Texas Instruments ADC3908CSSS Datasheet HTML 38Page - Texas Instruments ADC3908CSSS Datasheet HTML 39Page - Texas Instruments ADC3908CSSS Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 47 page
background image
DC/DC
Regulator
5V-12V
LDO
GND
GND
AVDD
IOVDD
FB
FB
FB
47uF
47uF
10uF 10uF
0.1uF
10uF 10uF
0.1uF
2.1V
1.8V
FB = Ferrite bead filter
GND
GND
Figure 8-5. Example: LDO Linear Regulator Approach
DC/DC
Regulator
5V-12V
GND
GND
AVDD
IOVDD
EMI FILTER
FB
FB
10uF 10uF
0.1uF
10uF 10uF
0.1uF
1.8V
GND
10uF 10uF 10uF
Ripple filter notch frequency to match switching frequency of the DC/DC regulator
FB = Ferrite bead filter
Figure 8-6. Example: Switcher-Only Approach
8.4 Layout
8.4.1 Layout Guidelines
There are several critical signals which require specific care during board design:
1. Analog input and clock signals
• Traces should be as short as possible and vias should be avoided where possible to minimize impedance
discontinuities.
2. Digital output interface
• Traces should be as short as possible to reduce capacitive load seen by the CMOS outputs.
• Series resistance should be used to reduce instantaneous current demand and improve signal integrity.
3. Power and ground connections
• Provide low resistance connection paths to all power and ground pins.
• Use power and ground planes instead of traces.
• Avoid narrow, isolated paths which increase the connection resistance.
• Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power
plane.
8.4.2 Layout Example
The following screen shot shows the top layer of the ADC3910D125EVM.
• Signal inputs are routed as different signal and along with clock input on the top layer avoiding vias.
• Serial CMOS output interface lanes with isolation resistor.
• Bypass caps are close to the VREF pin on the top layer avoiding vias.
ADC3908D025, ADC3908D065, ADC3908D125
ADC3908S025, ADC3908S065, ADC3908S125
SBASAU9 – OCTOBER 2024
www.ti.com
36
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3908D025 ADC3908D065 ADC3908D125 ADC3908S025 ADC3908S065 ADC3908S125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com