| 数据搜索系统,热门电子元器件搜索 |
|
ADC3908CSSS 数据表(PDF) 12 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3908CSSS 数据表(HTML) 12 Page - Texas Instruments |
|
12 / 47 page ![]() 6.11 Output Interface Timing Diagram B0 B1 B6 B7 B0 B1 B6 B7 Sampling Clock Sample N tAD tPD DCLK Sample N D07 Sample N-1 Sample N+1 Input Signal D01 D00 D06 A7 A6 A1 A0 tDE TDCLK A6 A1 A0 tDL DCLK tACQ tCONV A7 Figure 6-1. Timing Diagram: Dual CH, DDR (Default: 8 Lanes) Sampling Clock Sample N tAD tPD DCLK Sample N D00..D07 Sample N-1 tACQ tConversion Sample N+1 Input Signal DCLK tDE tDL Figure 6-2. Timing Diagram: Single CH (CHA), SDR (Default: 8 Lanes) ADC3908D025, ADC3908D065, ADC3908D125 ADC3908S025, ADC3908S065, ADC3908S125 SBASAU9 – OCTOBER 2024 www.ti.com 12 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: ADC3908D025 ADC3908D065 ADC3908D125 ADC3908S025 ADC3908S065 ADC3908S125 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |