数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F103C8 数据表(PDF) 56 Page - STMicroelectronics

部件名 STM32F103C8
功能描述  Performance line, ARM-based 32-bit MCU with Flash, USB, CAN, seven 16-bit timers, two ADCs and nine communication interfaces
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103C8 数据表(HTML) 56 Page - STMicroelectronics

Back Button STM32F103C8 Datasheet HTML 52Page - STMicroelectronics STM32F103C8 Datasheet HTML 53Page - STMicroelectronics STM32F103C8 Datasheet HTML 54Page - STMicroelectronics STM32F103C8 Datasheet HTML 55Page - STMicroelectronics STM32F103C8 Datasheet HTML 56Page - STMicroelectronics STM32F103C8 Datasheet HTML 57Page - STMicroelectronics STM32F103C8 Datasheet HTML 58Page - STMicroelectronics STM32F103C8 Datasheet HTML 59Page - STMicroelectronics STM32F103C8 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 67 page
background image
Electrical characteristics
STM32F103xx
56/67
Figure 23.
ADC accuracy characteristics
Figure 24.
Typical connection diagram using the ADC
1.
Refer to Table 39 for the values of RADC and CADC.
2.
CPARASITIC must be added to CAIN. It represents the capacitance of the PCB (dependent on soldering and
PCB layout quality) plus the pad capacitance (3 pF). A high CPARASITIC value will downgrade conversion
accuracy. To remedy this, fADC should be reduced.
EO
EG
1LSBIDEAL
1LSB
IDEAL
V
DDA
V
SSA
–
1024
-----------------------------------------
=
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
ET=Total Unadjusted Error: maximum deviation
between the actual and the ideal transfer curves.
EO=Offset Error: deviation between the first actual
transition and the first ideal one.
EG=Gain Error: deviation between the last ideal
transition and the last actual one.
ED=Differential Linearity Error: maximum deviation
between actual steps and the ideal one.
EL=Integral Linearity Error: maximum deviation
between any actual transition and the end point
correlation line.
1023
1022
1021
5
4
3
2
1
0
7
6
1
2
3
456
7
1021 1022 1023 1024
(1)
(2)
ET
ED
EL
(3)
VDDA
VSSA
ai14395
ai14150
STM32F103xx
VDD
AINx
IL±1mA
0.6V
VT
RAIN
CAIN(1)
VAIN
0.6V
VT
RADC
12-bit A/D
conversion
CADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com