数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F103C8 数据表(PDF) 51 Page - STMicroelectronics

部件名 STM32F103C8
功能描述  Performance line, ARM-based 32-bit MCU with Flash, USB, CAN, seven 16-bit timers, two ADCs and nine communication interfaces
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F103C8 数据表(HTML) 51 Page - STMicroelectronics

Back Button STM32F103C8 Datasheet HTML 47Page - STMicroelectronics STM32F103C8 Datasheet HTML 48Page - STMicroelectronics STM32F103C8 Datasheet HTML 49Page - STMicroelectronics STM32F103C8 Datasheet HTML 50Page - STMicroelectronics STM32F103C8 Datasheet HTML 51Page - STMicroelectronics STM32F103C8 Datasheet HTML 52Page - STMicroelectronics STM32F103C8 Datasheet HTML 53Page - STMicroelectronics STM32F103C8 Datasheet HTML 54Page - STMicroelectronics STM32F103C8 Datasheet HTML 55Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 67 page
background image
STM32F103xx
Electrical characteristics
51/67
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 36 are derived from tests
performed under ambient temperature, fPCLKx frequency and VDD supply voltage conditions
summarized in Table 7.
Refer to Section 5.3.12: I/O port pin characteristics for more details on the input/output
alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 36.
SPI characteristics(1)
1.
TBD = to be determined.
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
TBD
TBD
MHz
Slave mode
0
TBD
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
Capacitive load: C=50 pF
TBD
ns
tsu(NSS)
(2)
2.
Values based on design simulation and/or characterization results, and not tested in production.
NSS setup time
Slave mode
0
th(NSS)
(2)
NSS hold time
Slave mode
0
tw(SCKH)
(2)
tw(SCKL)
(2)
SCK high and low
time
Master mode, fPCLK= TBD,
presc = TBD
TBD
tsu(MI)
(2)
tsu(SI)
(2)
Data input setup time
Master mode
TBD
Slave mode
TBD
th(MI)
(2)
th(SI)
(2)
Data input hold time
Master mode
TBD
Slave mode
TBD
Master mode, fPCLK= TBD
TBD(3)
3.
Depends on fPCLK. For example, if fPCLK= 8MHz, then tPCLK = 1/fPLCLK =125 ns and tv(MO) = 255 ns.
Slave mode, fPCLK= TBD
TBD(3)
ta(SO)
(2)(4)
4.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access
time
Slave mode
TBD
TBD
Slave mode, fPCLK= TBD
TBD
TBD
tdis(SO)
(2)(5)
5.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable
time
Slave mode
TBD
TBD
tv(SO)
(2)(1)
Data output valid time
Slave mode (after enable edge)
TBD
fPCLK= TBD
TBD
tv(MO)
(2)(1)
Data output valid time
Master mode (after enable
edge)
TBD
fPCLK= TBD
TBD
TBD
th(SO)
(2)
Data output hold time
Slave mode (after enable edge)
TBD
th(MO)
(2)
Master mode (after enable
edge)
TBD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com