 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DSP56321 数据表(PDF) 1 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56321 数据表(HTML) 1 Page - Freescale Semiconductor, Inc |
|
|
1 / 84 page  Freescale Semiconductor Technical Data DSP56321 Rev. 11, 2/2005 © Freescale Semiconductor, Inc., 2001, 2005. All rights reserved. DSP56321 24-Bit Digital Signal Processor The Freescale DSP56321, a member of the DSP56300 DSP family, supports networking, security encryption, and home entertainment using a high-performance, single-clock-cycle-per- instruction engine (DSP56000 code- compatible), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access (DMA) controller (see Figure 1). The DSP56321 offers 275 million multiply- accumulates per second (MMACS) performance, attaining 550 MMACS when the EFCOP is in use. It operates with an internal 275 MHz clock with a 1.6 volt core and independent 3.3 volt input/output (I/O) power. By operating in parallel with the core, the EFCOP provides overall enhanced performance and signal quality with no impact on channel throughput or total channel support. This device is pin-compatible with the Freescale DSP56303, DSP56L307, DSP56309, and DSP56311. Figure 1. DSP56321 Block Diagram YAB XAB PAB YDB XDB PDB GDB MODB/IRQB MODC/IRQC 10 MODD/IRQD DSP56300 6 16 24-Bit 24 18 DDB DAB Peripheral Core Expansion Area 6 5 3 RESET MODA/IRQA PINIT/NMI EXTAL XTAL Address Control Data Address Generation Unit Six Channel DMA Unit Program Interrupt Controller Program Decode Controller Program Address Generator Data ALU 24 × 24 + 56 →56-bit MAC Two 56-bit Accumulators 56-bit Barrel Shifter Power Management External Bus Interface and I - Cache Control Memory Expansion Area DE Program RAM 32 K × 24 bits X Data RAM 80 K × 24 bits Y Data RAM 80 K × 24 bits External Address Bus Switch SCI EFCOP ESSI HI08 Triple Timer or 31 K × 24 bits Instruction Cache 1024 × 24 bits Bootstrap ROM and OnCE™ JTAG PLL Clock Generator Internal Data Bus Switch External Data Bus Switch The DSP56321 is intended for applications requiring a large amount of internal memory, such as networking and wireless infrastructure applications. The onboard EFCOP can accelerate general filtering applications, such as echo-cancellation applications, correlation, and general-purpose convolution- based algorithms. What’s New? Rev. 11 includes the following changes: • Adds lead-free packaging and part numbers. |
类似零件编号 - DSP56321 |
|
类似说明 - DSP56321 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
