DSP56321 datasheet(17/84 Pages) FREESCALE

17 / 84 page

Enhanced Synchronous Serial Interface 1 (ESSI1)

DSP56321 Technical Data, Rev. 11

Freescale Semiconductor

1-11

1.8 Enhanced Synchronous Serial Interface 1 (ESSI1)

STD0

PC5

Output

Input or Output

Ignored Input

Serial Transmit Data—Transmits data from the Serial Transmit Shift Register.

STD0 is an output when data is transmitted.

Port C 5—The default configuration following reset is GPIO input PC5. When

configured as PC5, signal direction is controlled through the Port C Direction

C Control Register.

Notes:

In the Stop state, the signal maintains the last state as follows:

• If the last state is input, the signal is an ignored input.

• If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.

The Wait processing state does not affect the signal state.

Table 1-12.

Enhanced Serial Synchronous Interface 1

Signal Name

Type

State During

Reset1,2

Signal Description

SC10

PD0

Input or Output

Ignored Input

Serial Control 0—For asynchronous mode, this signal is used for the receive

clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used

either for transmitter 1 output or for serial I/O flag 0.

Port D 0—The default configuration following reset is GPIO input PD0. When

configured as PD0, signal direction is controlled through the Port D Direction

D Control Register.

SC11

PD1

Input/Output

Input or Output

Ignored Input

Serial Control 1—For asynchronous mode, this signal is the receiver frame

sync I/O. For synchronous mode, this signal is used either for Transmitter 2

output or for Serial I/O Flag 1.

Port D 1—The default configuration following reset is GPIO input PD1. When

configured as PD1, signal direction is controlled through the Port D Direction

D Control Register.

SC12

PD2

Input/Output

Input or Output

Ignored Input

Serial Control Signal 2—The frame sync for both the transmitter and receiver

in synchronous mode and for the transmitter only in asynchronous mode. When

configured as an output, this signal is the internally generated frame sync signal.

When configured as an input, this signal receives an external frame sync signal

for the transmitter (and the receiver in synchronous operation).

Port D 2—The default configuration following reset is GPIO input PD2. When

configured as PD2, signal direction is controlled through the Port D Direction

D Control Register.

Table 1-11.

Enhanced Synchronous Serial Interface 0 (Continued)

Signal Name

Type

State During

Reset1,2

Signal Description

DSP56321 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

DSP56321 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

DSP56321 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

DSP56321 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载