KSZ9567R datasheet(180/233 Pages) MICROCHIP

180 / 233 page

KSZ9567R

DS00002329E-page 180

 2022 Microchip Technology Inc. and its subsidiaries

5.2.9

PORT N: PORT SWITCH QUEUE MANAGEMENT CONTROL REGISTERS (0xNA00 -

0xNAFF)

5.2.9.1

Port Control 0 Register

5.2.9.2

Port Control 1 Register

Address:

0xNA00 - 0xNA03

Port N: 1-7

Size:

32 bits

Bits

Description

Type

Default

32:2

RESERVED

0x0000000

1:0

Drop Mode

00 = No drop, issue flow control to this port when destination is in congestion

state.

01 = Drop packets with priority 0 sourced from this port when destination is in

congestion state and disable the flow control to this port.

10 = Drop packets with priority 0, 1 sourced from this port when destination is

in congestion state and disable the flow control to this port.

11 = Drop packets with priority 0, 1, 2 sourced from this port when destination

is in congestion state and disable the flow control to this port.

R/W

00b

Address:

0xNA04 - 0xNA07

Port N: 1-7

Size:

32 bits

Bits

Description

Type

Default

31:7

RESERVED

0x0000000

6:0

Port VLAN Membership

Each bit corresponds to a device port. This feature does not utilize VLAN

tags or the VLAN Table, and is unrelated to tag-based VLAN functions. Also

refer to bit 1 in the Queue Management Control 0 Register.

Bit 0 is for port 1

Bit 1 is for port 2, etc.

1 = Frames may be forwarded to the corresponding port

0 = Frames are blocked from being forwarded to corresponding port

R/W

0x7F

KSZ9567R 数据表(PDF) 180 Page - Microchip Technology

KSZ9567R 数据表(HTML) 180 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载