数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F272M 数据表(PDF) 152 Page - STMicroelectronics

部件名 ST10F272M
功能描述  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F272M 数据表(HTML) 152 Page - STMicroelectronics

Back Button ST10F272M Datasheet HTML 148Page - STMicroelectronics ST10F272M Datasheet HTML 149Page - STMicroelectronics ST10F272M Datasheet HTML 150Page - STMicroelectronics ST10F272M Datasheet HTML 151Page - STMicroelectronics ST10F272M Datasheet HTML 152Page - STMicroelectronics ST10F272M Datasheet HTML 153Page - STMicroelectronics ST10F272M Datasheet HTML 154Page - STMicroelectronics ST10F272M Datasheet HTML 155Page - STMicroelectronics ST10F272M Datasheet HTML 156Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 175 page
background image
Electrical characteristics
ST10F272M
152/176
t17 SR
Address/Unlatched CS to valid
data in
20 + 2tA +
+ tC
4TCL – 30 +
+ 2tA + tC
ns
t18 SR
Data hold after RD
rising edge
0–
0
ns
t19 SR Data float after RD1
16.5 + tF
2TCL – 8.5 + tF
ns
t22 CC Data valid to WR
10 + tC
2TCL – 15 + tC
–ns
t23 CC Data hold after WR
4 + tF
2TCL – 8.5 + tF
–ns
t25 CC ALE rising edge after RD, WR
15 + tF
2TCL – 10 + tF
–ns
t27 CC
Address/Unlatched CS hold
after RD, WR
10 + tF
2TCL – 15 + tF
–ns
t38 CC ALE falling edge to Latched CS
– 4 – tA
10 – tA
– 4 – tA
10 – tA
ns
t39 SR Latched CS low to Valid Data In
16.5 + tC +
+ 2tA
3TCL - 21 +
+ tC + 2tA
ns
t40 CC Latched CS hold after RD, WR
27 + tF
3TCL - 10.5 + tF
–ns
t42 CC
ALE fall. edge to RdCS, WrCS
(with RW delay)
7 + tA
TCL - 5.5 + tA
–ns
t43 CC
ALE fall. edge to RdCS, WrCS
(no RW delay)
-5.5 + tA
-5.5 + tA
–ns
t44 CC
Address float after RdCS, WrCS
(with RW delay)1
1.5
1.5
ns
t45 CC
Address float after RdCS, WrCS
(no RW delay)1
14
TCL + 1.5
ns
t46 SR
RdCS to Valid Data In
(with RW delay)
–4 + tC
–2TCL - 21 + tC
ns
t47 SR
RdCS to Valid Data In
(no RW delay)
16.5 + tC
–3TCL - 21 + tC
ns
t48 CC
RdCS, WrCS Low Time
(with RW delay)
15.5 + tC
2TCL - 9.5 + tC
–ns
t49 CC
RdCS, WrCS Low Time
(no RW delay)
28 + tC
3TCL - 9.5 + tC
–ns
t50 CC Data valid to WrCS
10 + tC
2TCL - 15 + tC
–ns
t51 SR Data hold after RdCS
0–
0
ns
t52 SR Data float after RdCS1
16.5 + tF
2TCL - 8.5 + tF
ns
t54 CC
Address hold after
RdCS, WrCS
6 + tF
2TCL - 19 + tF
–ns
t56 CC Data hold after WrCS
6 + tF
2TCL - 19 + tF
–ns
Table 70.
Multiplexed bus timings (continued)
Symbol
Parameter
fCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 40 MHz
Unit
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com