| 数据搜索系统,热门电子元器件搜索 |
|
WM8994ECS/R 数据表(PDF) 241 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8994ECS/R 数据表(HTML) 241 Page - Cirrus Logic |
|
241 / 363 page ![]() WM8994 Rev 4.6 241 THERMAL SHUTDOWN The WM8994 incorporates a temperature sensor which detects when the device temperature is within normal limits or if the device is approaching a hazardous temperature condition. The temperature sensor can be configured to automatically disable the audio outputs of the WM8994 in response to an overtemperature condition (approximately 150ºC). The temperature status can be output directly on a GPIO pin, as described in the “General Purpose Input/Output ” section. The temperature sensor can also be used to generate Interrupt events, as described in the “Interrupts” section. The GPIO and Interrupt functions can be used to indicate either a Warning Temperature event or the Shutdown Temperature event. The temperature sensor is enabled by setting the TSHUT_ENA register bit. When the TSHUT_OPDIS is also set, then a device over-temperature condition will cause the speaker outputs (SPKOUTL and SPKOUTR) of the WM8994 to be disabled; this response is likely to prevent any damage to the device attributable to the large currents of the output drivers. Note that, to prevent pops and clicks, TSHUT_ENA and TSHUT_OPDIS should only be updated whilst the speaker and headphone outputs are disabled. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 (0002h) Power Management (2) 14 TSHUT_ENA 1 Thermal sensor enable 0 = Disabled 1 = Enabled 13 TSHUT_OPDIS 1 Thermal shutdown control (Causes audio outputs to be disabled if an overtemperature occurs. The thermal sensor must also be enabled.) 0 = Disabled 1 = Enabled Table 139 Thermal Shutdown POWER ON RESET The WM8994 includes a Power-On Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit derives its output from AVDD2 and DCVDD. The internal POR ¯¯¯ signal is asserted low when AVDD2 and DCVDD are below minimum thresholds. The specific behaviour of the circuit will vary, depending on relative timing of the supply voltages. Typical scenarios are illustrated in Figure 85 and Figure 86. DCVDD Vpord_on 0V AVDD2 0V Vpora Vpora_off LO HI Internal POR Device ready POR active POR active POR undefined Vpora_on Figure 85 Power On Reset Timing – AVDD2 enabled/disabled first |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |