数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8994ECS/R 数据表(PDF) 287 Page - Cirrus Logic

部件名 WM8994ECS/R
功能描述  Multi-channel Audio Hub CODEC for Smartphones
PDF  363 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8994ECS/R 数据表(HTML) 287 Page - Cirrus Logic

Back Button WM8994ECS/R Datasheet HTML 283Page - Cirrus Logic WM8994ECS/R Datasheet HTML 284Page - Cirrus Logic WM8994ECS/R Datasheet HTML 285Page - Cirrus Logic WM8994ECS/R Datasheet HTML 286Page - Cirrus Logic WM8994ECS/R Datasheet HTML 287Page - Cirrus Logic WM8994ECS/R Datasheet HTML 288Page - Cirrus Logic WM8994ECS/R Datasheet HTML 289Page - Cirrus Logic WM8994ECS/R Datasheet HTML 290Page - Cirrus Logic WM8994ECS/R Datasheet HTML 291Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 287 / 363 page
background image
WM8994
Rev 4.6
287
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R530 (0212h)
Rate Status
3:0
SR_ERROR
[3:0]
0000
Sample Rate Configuration status
Indicates an error with the register settings related to
sample rate configuration
0000 = No errors
0001 = Invalid sample rate
0010 = Invalid AIF divide
0011 = ADC and DAC divides both set in an interface
0100 = Invalid combination of AIF divides and sample-rate
0101 = Invalid set of enables for 96kHz mode
0110 = Invalid SYSCLK rate (derived from AIF1CLK_RATE
or AIF2CLK_RATE)
0111 = Mixed ADC and DAC rates in SYSCLK AIF when
AIFs are asynchronous
1000 = Invalid combination of sample rates when both AIFs
are from the same clock source
1001 = Invalid combination of mixed ADC/DAC AIFs when
both from the same clock source
1010 = AIF1DAC2 (Timeslot 1) ports enabled when SRCs
connected to AIF1
Register 0212h Rate Status
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R544 (0220h)
FLL1 Control
(1)
1
FLL1_OSC_EN
A
0
FLL1 Oscillator enable
0 = Disabled
1 = Enabled
(Note that this field is required for free-running FLL1 modes
only)
0
FLL1_ENA
0
FLL1 Enable
0 = Disabled
1 = Enabled
This should be set as the final step of the FLL1 enable
sequence, ie. after the other FLL registers have been
configured.
Register 0220h FLL1 Control (1)
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R545 (0221h)
FLL1 Control
(2)
13:8
FLL1_OUTDIV
[5:0]
00_0000
FLL1 FOUT clock divider
000000 = Reserved
000001 = Reserved
000010 = Reserved
000011 = 4
000100 = 5
000101 = 6
111110 = 63
111111 = 64
(FOUT = FVCO / FLL1_OUTDIV)
2:0
FLL1_FRATIO
[2:0]
000
FLL1 FVCO clock divider
000 = 1
001 = 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com