数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS7253 数据表(PDF) 45 Page - Texas Instruments

部件名 ADS7253
功能描述  ADSxx54 Dual, High-Speed, 16-, 14-, and 12-Bit, Simultaneous-Sampling, Analog-to-Digital Converters
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS7253 数据表(HTML) 45 Page - Texas Instruments

Back Button ADS7253 Datasheet HTML 41Page - Texas Instruments ADS7253 Datasheet HTML 42Page - Texas Instruments ADS7253 Datasheet HTML 43Page - Texas Instruments ADS7253 Datasheet HTML 44Page - Texas Instruments ADS7253 Datasheet HTML 45Page - Texas Instruments ADS7253 Datasheet HTML 46Page - Texas Instruments ADS7253 Datasheet HTML 47Page - Texas Instruments ADS7253 Datasheet HTML 48Page - Texas Instruments ADS7253 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 73 page
background image
1
2
1
2
15
16
48
Invalid Data
CFG settings for Frame (F+5)
1
2
15
16
N
Valid Data as per device configuration
CFG settings for Frame (F+6)
SCLK
CS
SDO-A
and
SDO-B
SDI
47
48
Device in
SPD
Device exits
SPD
Frame (F+2)
Frame (F+3)
Frame (F+4)
Frame (F+5)
tPU_SPD
1
2
3
47
48
SCLK
CS
SDO-A and
SDO-B
SDI
1
2
Valid Data as per device configuration
Device enters SPD
mode
Device in SPD
mode
Frame (F)
Frame (F+1)
ADS8354, ADS7854, ADS7254
www.ti.com
SBAS556B – OCTOBER 2013 – REVISED AUGUST 2014
8.5.4.2 Software Power-Down (SPD) Mode
In software power-down (SPD) mode, all internal circuits (including the internal references) are powered down.
However, the contents of the REFDAC_A and REFDAC_B registers are retained.
As shown in Figure 96, to enter SPD mode, the device must be selected (by bringing CS low) and SDI must be
kept high for a minimum of 48 SCLK cycles during frame (F). The device goes to SPD on the CS rising edge
following frame (F). While in SPD mode, SDO_A and SDO_B go to 3-state irrespective of the status of the CS
signal.
To remain in SPD mode, SDI must remain high in subsequent frames.
Figure 96. Enter SPD Mode
As shown in Figure 97, to exit SPD mode, the device must be selected (by bringing CS low) and SDI must be
kept low for a minimum of 48 SCLK cycles during frame (F+3). The device starts powering-up on a CS rising
edge following frame (F+3). After frame (F+3), a delay of tPU_SPD must elapse before programming the
configuration register.
A valid write operation in frame (F+4) sets the device configuration for frame (F+5). Frame (F+4) must have at
least 48 SCLK falling edges. The output data in frame (F+4) should be discarded.
Note that N is a function of the device configuration, as described in Table 3.
Figure 97. Exit SPD Mode
Refer to the Timing Characteristics: Serial Interface for timing specifications for this operating mode.
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Links: ADS8354 ADS7854 ADS7254



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com