数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS7253 数据表(PDF) 11 Page - Texas Instruments

部件名 ADS7253
功能描述  ADSxx54 Dual, High-Speed, 16-, 14-, and 12-Bit, Simultaneous-Sampling, Analog-to-Digital Converters
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS7253 数据表(HTML) 11 Page - Texas Instruments

Back Button ADS7253 Datasheet HTML 7Page - Texas Instruments ADS7253 Datasheet HTML 8Page - Texas Instruments ADS7253 Datasheet HTML 9Page - Texas Instruments ADS7253 Datasheet HTML 10Page - Texas Instruments ADS7253 Datasheet HTML 11Page - Texas Instruments ADS7253 Datasheet HTML 12Page - Texas Instruments ADS7253 Datasheet HTML 13Page - Texas Instruments ADS7253 Datasheet HTML 14Page - Texas Instruments ADS7253 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 73 page
background image
ADS8354, ADS7854, ADS7254
www.ti.com
SBAS556B – OCTOBER 2013 – REVISED AUGUST 2014
7.9 Timing Requirements: Interface Mode
(1)
PARAMETER
ASSOCIATED FIGURES
tCLK
CLOCK period
Figure 1, Figure 90, Figure 91, Figure 92, Figure 93
tACQ
Acquisition time
Figure 90, Figure 91, Figure 92, Figure 93
tCONV
Conversion time
Figure 90, Figure 91, Figure 92, Figure 93
(1)
These parameters are specific to the interface mode of operation. Refer to the Conversion Data Read section for more details.
7.10 Timing Characteristics: Serial Interface
PARAMETER
TEST CONDITIONS
ASSOCIATED FIGURES
MIN
TYP
MAX
UNIT
TIMING REQUIREMENTS
tPH_CK
CLOCK high time
0.4
0.6
tCLK
tPL_CK
CLOCK low time
Figure 1
0.4
0.6
tCLK
fCLK
CLOCK frequency
1 / tCLK
MHz
tPH_CS
CS high time
Figure 1
40
ns
ADS8354
150
ns
tPH_CS_SHRT
CS high time after frame abort
ADS7854
Figure 98
100
ns
ADS7254
70
ns
Setup time: CS falling edge to
tSU_CSCK
15
ns
SCLK falling edge
Delay time: Last SCLK falling edge
tD_CKCS
15
ns
to CS rising edge
Figure 1
Setup time: DIN data valid to SCLK
tSU_CKDI
5
ns
falling edge
Hold time: SCLK falling edge to
tHT_CKDI
5
ns
(previous) data valid on DIN
Power-up time from STANDBY
tPU_STDBY
Figure 95
1
µs
mode
With internal reference
3
ms
tPU_SPD
Power-up time from SPD mode
Figure 97
With external reference
1
ms
TIMING SPECIFICATIONS
ADS8354
32-CLK mode
1.425
µs
Figure 90, Figure 91
32-CLK mode
1
µs
ADS7854
tTHROUGHPUT
Throughput time
16-CLK mode
Figure 92, Figure 93
1
µs
32-CLK mode
Figure 90, Figure 91
1
µs
ADS7254
16-CLK mode
Figure 92, Figure 93
1
µs
Figure 90, Figure 91,
fTHROUGHPUT
Throughput
1 / tTHROUGHPUT kSPS
Figure 92, Figure 93
Delay time: CS falling edge to data
tDV_CSDO
12
ns
enable
Delay time: CS rising edge to data
tDZ_CSDO
Figure 1
12
ns
going to 3-state
Delay time: SCLK falling edge to
tD_CKDO
20
ns
next data valid
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: ADS8354 ADS7854 ADS7254



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com