数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA381BWS 数据表(PDF) 91 Page - STMicroelectronics

部件名 STA381BWS
功能描述  Sound Terminal 2.1-channel high-efficiency digital audio system
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA381BWS 数据表(HTML) 91 Page - STMicroelectronics

Back Button STA381BWS Datasheet HTML 87Page - STMicroelectronics STA381BWS Datasheet HTML 88Page - STMicroelectronics STA381BWS Datasheet HTML 89Page - STMicroelectronics STA381BWS Datasheet HTML 90Page - STMicroelectronics STA381BWS Datasheet HTML 91Page - STMicroelectronics STA381BWS Datasheet HTML 92Page - STMicroelectronics STA381BWS Datasheet HTML 93Page - STMicroelectronics STA381BWS Datasheet HTML 94Page - STMicroelectronics STA381BWS Datasheet HTML 95Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 174 page
background image
DocID018937 Rev 7
91/174
STA381BWS
Register description: New Map
Table 81. PLL register 0x54 bits
Bit
R/W
RST
Name
Description
7
R/W
0
PLL_DITH[1:0]
00: PLL clock dithering disabled
01: PLL clock dithering enabled (triangular)
10: PLL clock dithering enabled (rectangular)
11: reserved
6
R/W
0
5
R/W
0
PLL_NDIV
PLL loop divider
4
R/W
0
3
R/W
0
2
R/W
0
1
R/W
0
0
R/W
0
Table 82. PLL register 0x55 bits
Bit
R/W
RST
Name
Description
7
R/W
0
PLL_DPD
0: any PLL dividers change is implemented via PLL power-
down
1: PLL divider change will happen without PLL power-
down
6
R/W
0
PLL_FCT
0: PLL use integer ratio
1: PLL use fractional ratio
5
R/W
0
PLL_STB
PLL synchronous divider changes strobe
4
R/W
0
PLL_STBBYP
0: PLL_STB is active
1: PLL_STB control is bypassed
3
R/W
0
PLL_IDIV[3:0] Input PLL divider
2
R/W
0
1
R/W
0
0
R/W
0
Table 83. PLL register 0x56 bits
Bit
R/W
RST
Name
Description
5
R/W
0
PLL_DIRP
0: PLL configuration is determined by the MCS bits
1: PLL configuration is determined by FRAC, IDIV and NDIV
4
R/W
0
PLL_PWD
0: PLL normal behavior
1: PLL is in power-down mode
3
R/W
0
PLL_BYP
0: sys clock is from PLL
1: sys clock is from external pin (PLL is bypassed)
2
R/W
0
OSC_PD
0: Normal behavior
1: Internal oscillator is in power-down
0
R/W
0
BOOST32K
0: Input oversampling selected by the IR bits
1: Input oversampling is selected x3
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com