STA339BWS datasheet(64/79 Pages) STMICROELECTRONICS

64 / 79 page

STA339BWS

64/79

DocID015276 Rev 9

7.8

Variable max power correction registers (addr 0x27 - 0x28)

MPCC bits determine the 16 MSBs of the MPC compensation coefficient. This coefficient is

used in place of the default coefficient when MPCV = 1.

7.9

Distortion compensation registers (addr 0x29 - 0x2A)

DCC bits determine the 16 MSBs of the distortion compensation coefficient. This coefficient

is used in place of the default coefficient when DCCV = 1.

7.10

Fault detect recovery constant registers (addr 0x2B - 0x2C)

FDRC bits specify the 16-bit fault detect recovery time delay. When FAULT is asserted, the

TRISTATE output is immediately asserted low and held low for the time period specified by

this constant. A constant value of 0x0001 in this register is approximately 0.083 ms. The

default value of 0x000C gives approximately 0.1 ms.

Note:

0x0000 is a reserved value for these registers.

MPCC15

MPCC14

MPCC13

MPCC12

MPCC11

MPCC10

MPCC9

MPCC8

MPCC7

MPCC6

MPCC5

MPCC4

MPCC3

MPCC2

MPCC1

MPCC0

DCC15

DCC14

DCC13

DCC12

DCC11

DCC10

DCC9

DCC8

DCC7

DCC6

DCC5

DCC4

DCC3

DCC2

DCC1

DCC0

FDRC15

FDRC14

FDRC13

FDRC12

FDRC11

FDRC10

FDRC9

FDRC8

FDRC7

FDRC6

FDRC5

FDRC4

FDRC3

FDRC2

FDRC1

FDRC0

STA339BWS 数据表(PDF) 64 Page - STMicroelectronics

STA339BWS 数据表(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载