| 数据搜索系统,热门电子元器件搜索 |
|
STA339BWS 数据表(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA339BWS 数据表(HTML) 21 Page - STMicroelectronics |
|
21 / 79 page ![]() DocID015276 Rev 9 21/79 STA339BWS I2C bus specification 79 6.3 Write operation Following the START condition the master sends a device select code with the RW bit set to 0. The STA339BWS acknowledges this and then waits for the byte of internal address. After receiving the internal byte address the STA339BWS again responds with an acknowledgement. 6.3.1 Byte write In the byte write mode the master sends one data byte, this is acknowledged by the STA339BWS. The master then terminates the transfer by generating a STOP condition. 6.3.2 Multi-byte write The multi-byte write modes can start from any internal address. The master generating a STOP condition terminates the transfer. Figure 9. Write mode sequence 6.4 Read operation 6.4.1 Current address byte read Following the START condition the master sends a device select code with the RW bit set to 1. The STA339BWS acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition. 6.4.2 Current address multi-byte read The multi-byte read modes can start from any internal address. Sequential data bytes are read from sequential addresses within the STA339BWS. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer. 6.4.3 Random address byte read Following the START condition the master sends a device select code with the RW bit set to 0. The STA339BWS acknowledges this and then the master writes the internal address byte. After receiving, the internal byte address the STA339BWS again responds with an acknowledgement. The master then initiates another START condition and sends the device select code with the RW bit set to 1. The STA339BWS acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition. DEV-ADDR ACK START RW SUB-ADDR ACK DATA IN ACK STOP BYTE WRITE DEV-ADDR ACK START RW SUB-ADDR ACK DATA IN ACK STOP MULTIBYTE WRITE DATA IN ACK |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |