| 数据搜索系统,热门电子元器件搜索 |
|
STA339BWS 数据表(PDF) 16 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA339BWS 数据表(HTML) 16 Page - STMicroelectronics |
|
16 / 79 page ![]() Electrical specifications STA339BWS 16/79 DocID015276 Rev 9 3.6 Power on/off sequence Figure 4. Power-on sequence Note: The definition of a stable clock is when fmax - fmin < 1 MHz. Section Serial audio input interface format on page 27 gives information on setting up the I2S interface. Figure 5. Power-off sequence for pop-free turn-off Don’t care Don’t care CMD0 CMD1 CMD2 VCC VDD_Dig XTI Reset I2C PWDN TR TC Don’t care Don’t care CMD0 CMD1 CMD2 VCC VDD_Dig XTI Reset I2C PWDN TR TC Don’t care Don’t care Don’t care CMD0 CMD1 CMD2 VCC VDD_Dig XTI Reset I2C PWDN TR TC Don’t care Don’t care CMD0 CMD1 CMD2 VCC VDD_Dig XTI Reset I2C PWDN TR TC Don’t care Don’t care CMD0 CMD1 CMD2 VCC VDD_Dig XTI Reset I2C PWDN TR TC Don’t care Note: no specific VCC and VDD_DIG turn on sequence is required TR = minimum time between XTI master clock stable and Reset removal: 1 ms TC = minimum time between Reset removal and I2C program, sequence start: 1ms Don’t care VCC VDD_Dig XTI Don’t care Soft Mute Reg. 0x07 Data 0xFE Soft EAPD Reg. 0x05 Bit 7 = 0 Don’t care FE Don’t care Don’t care Don’t care VCC VDD_Dig XTI Don’t care Soft Mute Reg. 0x07 Data 0xFE Soft EAPD Reg. 0x05 Bit 7 = 0 Don’t care FE Don’t care Don’t care Note: no specific VCC and VDD_DIG turn off sequence is required |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |