 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TUSB8043AI 数据表(PDF) 42 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB8043AI 数据表(HTML) 42 Page - Texas Instruments |
|
|
42 / 62 page  POPULATE FOR BC SUPPORT USB_SSRXP_DN2 USB_SSRXM_DN2 CAP_DN2_TXP CAP_DN2_TXM VBUS_DS2 USB_DP_DN2 USB_DM_DN2 USB_SSTXM_DN2 USB_SSTXP_DN2 DN2_VBUS BOARD_3P3V DN2_VBUS OVERCUR2Z PWRCTRL2_BATEN2 J3 USB3_TYPEA_CONNECTOR VBUS 1 DM 2 DP 3 GND 4 SSRXN 5 SSRXP 6 GND 7 SSTXN 8 SSTXP 9 SHIELD0 10 SHIELD1 11 C11 0.1uF C14 0.1uF C15 0.001uF FB2 220 at 100MHZ R9 1M 0402 5% C13 0.1uF 0201 C12 0.1uF 0201 R8 4.7K 0402 5% TUSB8043A U1C PWRCTL2/BATEN2 35 OVERCUR2 47 USB_DP_DN2 9 USB_DM_DN2 10 USB_SSTXP_DN2 11 USB_SSTXM_DN2 12 USB_SSRXP_DN2 14 USB_SSRXM_DN2 15 POPULATE FOR BC SUPPORT DN1_VBUS VBUS_DS1 USB_SSTXP_DN1 USB_SSRXM_DN1 CAP_DN_TXM1 USB_SSRXP_DN1 CAP_DN_TXP1 USB_DM_DN1 USB_DP_DN1 USB_SSTXM_DN1 BOARD_3P3V DN1_VBUS PWRCTRL1_BATEN1 OVERCUR1Z C6 0.1uF C9 0.001uF C7 0.1uF 0201 C8 0.1uF 0201 J2 USB3_TYPEA_CONNECTOR VBUS 1 DM 2 DP 3 GND 4 SSRXN 5 SSRXP 6 GND 7 SSTXN 8 SSTXP 9 SHIELD0 10 SHIELD1 11 TUSB8043A U1B PWRCTL1/BATEN1 36 OVERCUR1 46 USB_DP_DN1 1 USB_DM_DN1 2 USB_SSTXP_DN1 3 USB_SSTXM_DN1 4 USB_SSRXP_DN1 6 USB_SSRXM_DN1 7 C10 0.1uF R6 4.7K 0402 5% FB1 220 at 100MHZ R7 1M 0402 5% 42 TUSB8043A SLLSF94 – JUNE 2019 www.ti.com Product Folder Links: TUSB8043A Submit Documentation Feedback Copyright © 2019, Texas Instruments Incorporated 9.2.1.2.2 Downstream Port 1 Implementation The downstream port 1 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN1 pin pulled up, Battery Charge support is enabled for Port 1. If Battery Charge support is not needed, then pull-up resistor on BATEN1 should be uninstalled. Figure 29. Downstream Port 1 Implementation 9.2.1.2.3 Downstream Port 2 Implementation The downstream port 2 of the TUSB8043A is connected to a USB3 Type A connector. With BATEN2 pin pulled up, Battery Charge support is enabled for Port 2. If Battery Charge support is not needed, then pull-up resistor on BATEN2 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together. Figure 30. Downstream Port 2 Implementation |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
