TUSB8043AI datasheet(8/62 Pages) TI2

8 / 62 page

TUSB8043A

SLLSF94 – JUNE 2019

www.ti.com

Product Folder Links: TUSB8043A

Submit Documentation Feedback

Pin Functions (continued)

I/O

DESCRIPTION

NAME

NO.

GANGED/SMBA2/HS_U

I/O, PD

Ganged operation enable/SMBus Address bit 2/HS Connection Status Upstream Port.

The value of the pin is sampled at the de-assertion of reset to set the power switch and over

current detection mode as follows:

0 = Individual power control supported when power switching is enabled

1 = Power control gangs supported when power switching is enabled

When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus slave

address bit 2.

After reset, this signal indicates the High-speed USB connection status of the upstream port if

enabled through the stsOutputEn bit in Additional Feature Configuration register. When

enabled, a value of 1 indicates the upstream port is connected to a High-speed USB capable

port.

Note: Individual power control must be enabled for battery charging applications.

AUTOENz/HS_SUSPEN

I/O, PU

Automatic Charge Mode Enable/HS Suspend Status.

The value of the pin is sampled at the de-assertion of reset to determine if automatic mode is

enabled as follows:

0 = Automatic Mode is enabled on ports that are enabled for battery charging when the

hub is unconnected. Please note that CDP is not supported on Port 1 when operating in

Automatic mode.

1 = Automatic Mode is disabled

This value is also used to set the autoEnz bit in the Battery Charging Support Register.

After reset, this signal indicates the High-speed USB Suspend status of the upstream port if

enabled through the stsOutputEn bit in Additional Feature Configuration register. When

enabled, a value of 1 indicates the connection is suspended.

TEST

This pin is reserved for factory test. For normal operation, this pin requires an external pull

down resistor to ground on PCB. Recommend 10k or stronger resistor.

Power and Ground Signals

VDD

5, 8,

13, 21,

28, 31,

51, 57

PWR

1.1-V power rail

VDD33

16, 34,

52, 63

PWR

3.3-V power rail

VSS (Thermal Pad)

PWR

Ground. Thermal pad must be connected to ground.

—

No connect, leave floating

TUSB8043AI 数据表(PDF) 8 Page - Texas Instruments

TUSB8043AI 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载