数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F427AI 数据表(PDF) 167 Page - STMicroelectronics

部件名 STM32F427AI
功能描述  32b Arm® Cortex®-M4 MCUFPU, 225DMIPS, up to 2MB Flash/2564KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 com. interfaces, camera & LCD-TFT
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F427AI 数据表(HTML) 167 Page - STMicroelectronics

Back Button STM32F427AI Datasheet HTML 163Page - STMicroelectronics STM32F427AI Datasheet HTML 164Page - STMicroelectronics STM32F427AI Datasheet HTML 165Page - STMicroelectronics STM32F427AI Datasheet HTML 166Page - STMicroelectronics STM32F427AI Datasheet HTML 167Page - STMicroelectronics STM32F427AI Datasheet HTML 168Page - STMicroelectronics STM32F427AI Datasheet HTML 169Page - STMicroelectronics STM32F427AI Datasheet HTML 170Page - STMicroelectronics STM32F427AI Datasheet HTML 171Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 240 page
background image
DS9405 Rev 12
167/240
STM32F427xx STM32F429xx
Electrical characteristics
197
IDDA(4)
DAC DC VDDA
current consumption in
quiescent mode(3)
-
-
280
380
µA
With no load, middle code
(0x800) on the inputs
-
-
475
625
µA
With no load, worst code
(0xF1C) at VREF+ = 3.6 V in
terms of DC consumption on
the inputs
DNL(4)
Differential non
linearity Difference
between two
consecutive code-
1LSB)
-
-
-
±0.5 LSB
Given for the DAC in 10-bit
configuration.
--
-
±2
LSB
Given for the DAC in 12-bit
configuration.
INL(4)
Integral non linearity
(difference between
measured value at
Code i and the value
at Code i on a line
drawn between Code
0 and last Code 1023)
--
-
±1
LSB
Given for the DAC in 10-bit
configuration.
--
-
±4
LSB
Given for the DAC in 12-bit
configuration.
Offset(4)
Offset error
(difference between
measured value at
Code (0x800) and the
ideal value = VREF+/2)
--
-
±10
mV
Given for the DAC in 12-bit
configuration
--
-
±3
LSB
Given for the DAC in 10-bit at
VREF+ = 3.6 V
--
-
±12 LSB
Given for the DAC in 12-bit at
VREF+ = 3.6 V
Gain
error(4)
Gain error
-
-
-
±0.5
%
Given for the DAC in 12-bit
configuration
tSETTLIN
G
(4)
Settling time (full
scale: for a 10-bit input
code transition
between the lowest
and the highest input
codes when
DAC_OUT reaches
final value ±4LSB
--
3
6
µs
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
THD(4)
Total Harmonic
Distortion
Buffer ON
--
-
-
dB
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
Update
rate(2)
Max frequency for a
correct DAC_OUT
change when small
variation in the input
code (from code i to
i+1LSB)
--
-
1
MS/
s
CLOAD ≤ 50 pF,
RLOAD ≥ 5 kΩ
Table 86. DAC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ Max Unit
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com