| 数据搜索系统,热门电子元器件搜索 |
|
STM32F427AI 数据表(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F427AI 数据表(HTML) 168 Page - STMicroelectronics |
|
168 / 240 page ![]() Electrical characteristics STM32F427xx STM32F429xx 168/240 DS9405 Rev 12 Figure 54. 12-bit buffered /non-buffered DAC 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register. tWAKEUP( 4) Wakeup time from off state (Setting the ENx bit in the DAC Control register) -- 6.5 10 µs CLOAD ≤ 50 pF, RLOAD ≥ 5 kΩ input code between lowest and highest possible ones. PSRR+ (2) Power supply rejection ratio (to VDDA) (static DC measurement) - - –67 –40 dB No RLOAD, CLOAD = 50 pF 1. VDDA minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.17.2: Internal reset OFF). 2. Specified by design. 3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs. 4. Evaluated by characterization - not tested in production. Table 86. DAC characteristics (continued) Symbol Parameter Conditions Min Typ Max Unit Comments ai17157a (1) Buffer 12-bit digital to analog converter Buffered/non-buffered DAC DACx_OUT RLOAD CLOAD |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |