数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE1XB 数据表(PDF) 117 Page - STMicroelectronics

部件名 ST7LITE1XB
功能描述  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE1XB 数据表(HTML) 117 Page - STMicroelectronics

Back Button ST7LITE1XB Datasheet HTML 113Page - STMicroelectronics ST7LITE1XB Datasheet HTML 114Page - STMicroelectronics ST7LITE1XB Datasheet HTML 115Page - STMicroelectronics ST7LITE1XB Datasheet HTML 116Page - STMicroelectronics ST7LITE1XB Datasheet HTML 117Page - STMicroelectronics ST7LITE1XB Datasheet HTML 118Page - STMicroelectronics ST7LITE1XB Datasheet HTML 119Page - STMicroelectronics ST7LITE1XB Datasheet HTML 120Page - STMicroelectronics ST7LITE1XB Datasheet HTML 121Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 157 page
background image
ST7LITE1xB
117/157
OPERATING CONDITIONS (Cont’d)
13.3.5.2 Devices with ‘”6” or “3” order code suffix (tested for TA = -40 to +125°C) @ VDD = 3.0 to 3.6V
Notes:
1. If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a
decoupling capacitor, typically 100nF, between the VDD and VSS pins as close as possible to the ST7 device.
2. See “INTERNAL RC OSCILLATOR ADJUSTMENT” on page 23.
3. Data based on characterization results, not tested in production
4. Averaged over a 4ms period. After the LOCKED bit is set, a period of tSTAB is required to reach ACCPLL accuracy
5. After the LOCKED bit is set ACCPLL is max. 10% until tSTAB has elapsed. See Figure 13 on page 24.
6. This period is the PLL servoing period. During this period, the frequency remains unchanged.
7. Guaranteed by design.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fRC
Internal RC oscillator fre-
quency 1)
RCCR = FF (reset value), TA=25°C, VDD= 3.3V
700
kHz
RCCR=RCCR12) ,TA=25°C,VDD= 3.3V
992
1000
1008
ACCRC
Accuracy of Internal RC
oscillator when calibrated
with RCCR=RCCR12)
TA=25°C,VDD=3.3V
-0.8
+0.8
%
TA=25°C,VDD=3.0 to 3.6V
3)
-1
+1
%
TA=25 to +85°C,VDD=3.3V
-3
+3
%
TA=25 to +85°C,VDD=3.0 to 3.6V
3)
-3.5
+3.5
%
TA=25 to +125°C,VDD=3.0 to 3.6V
3)
-5
+6.5
%
TA=-40 to +25°C,VDD=3.0 to 3.6V
3)
-3.5
+4
%
IDD(RC)
RC oscillator current con-
sumption
TA=25°C,VDD=3.3V
4003)
µA
tsu(RC)
RC oscillator setup time
TA=25°C,VDD=3.3V
102)
µs
fPLL
x4 PLL input clock
0.73)
MHz
tLOCK
PLL Lock time5)
2ms
tSTAB
PLL Stabilization time5)
4ms
ACCPLL
x4 PLL Accuracy
fRC = 1MHz@TA=25°C, VDD=2.7 to 3.3V
0.14)
%
fRC = 1MHz@TA=40 to +85°C, VDD= 3.3V
0.14)
%
tw(JIT)
PLL jitter period 6)
fRC = 1MHz
120
µs
JITPLL
PLL jitter (
∆f
CPU/fCPU)
17)
%
IDD(PLL)
PLL current consumption TA=25°C
1903)
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com