AS7331 datasheet(32/72 Pages) AMSOSRAM

32 / 72 page

Document Feedback

AS7331

Functional Description

Datasheet

• PUBLIC

DS001047

• v4-00 • 2023-Mar-24

│ 31

Where:

MRES = Digital output value of the conversion (content of output registers MRES1 to MRES3).

Ee =

Input light irradiance regarding to the photodiode’s area within the conversion time interval.

FSREe = Full Scale Range of detectable input light irradiance Ee.

Re = Irradiance responsivity (see Figure 12).

TCONV = Conversion time interval.

NCLK = Number of clock cycles within the conversion time interval TCONV (see Figure 11).

fCLK = Clock frequency.

In the CONT, CMD and SYNS modes the conversion time, TCONV, is internally generated1. In the

SYND mode the conversion time is defined by the timing of the external pulses at the SYN pin and the

number of pulses stored in the EDGES register (see Figure 17 chapter 7.6 and chapter 8.2.7).

The number of clock counts within this interval is a constant number, which keeps the output result

independent of the internal clock frequency. In this case, the input light irradiance Ee, regarding the

area of the photodiode of the channel can be represented by Equation 2. In SYND mode Equation 3

represents the externally generated conversion time TCONV, and the conversion result. If the

conversion time measurement is activated

(CREG2:EN_TM = “1”) the number of clock counts within

the externally given conversion time can also be internally captured. So the input light irradiance Ee

regarding the photodiode’s area of the channel can be calculated as:

Equation 4:

MRES

OUTCONV

FSR





Where:

MRES = Digital output value of the conversion (content of output registers MRES1 to MRES3).

Ee =

Input light irradiance regarding the photodiode’s area within the conversion time interval.

FSREe = Full Scale Range of detectable input light irradiance Ee.

OUTCONV = Conversion time duration expressed as the number of clock counts within this time.

In this way, the input light irradiance can be measured independently of the internal frequency and the

external conversion time variations in SYND mode.

1 The system clock is internally generated and is subject to technological tolerances. As such, the clock frequency may vary,

which must be considered when calculating the time to be programmed (e.g. registers BREAK for pause time TBREAK or

CREG1:TIME for conversion time TCONV).

AS7331 数据表(PDF) 32 Page - ams-OSRAM AG

AS7331 数据表(HTML) 32 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载