AS7331 datasheet(43/72 Pages) AMSOSRAM

43 / 72 page

Document Feedback

AS7331

Functional Description

Datasheet

• PUBLIC

DS001047

• v4-00 • 2023-Mar-24

│ 42

Equation 7:

TEMP

CHIP











In other words TEMP = 922h (2338 dec) corresponds to 50 °C as a reference point to start

calculations.

The temperature measurement is available in the measurement modes CONT, CMD, and SYNS. With

the values of CREG1:TIME < 2 dec, the resolution of the temperature measurement is reduced, but in

this case, the output value of TEMP is internally corrected.

In the SYND measurement mode, it is important to enable the conversion time measurement

(CREG2:EN_TM =

“1”) to get any result of the temperature measurement. In addition, the value of

output register, OUTCONV has to be more than 212, given by the external conversion time at the SYN

pin.

7.8

I²C Communication

The two-wired serial interface is compatible with the fast mode I²C protocol, with a bit rate of up to

400 kbit/s. The AS7331 exclusively operates as a slave with its slave address [6:0] = (1, 1, 1, 0, 1, A1,

A0). The input pins A1 and A0, which allows running four AS7331 on the same I²C bus concurrently,

define the two lowest-order bits. Within the AS7331, the SCL pin of the I²C interface is realized as an

input pin, where in single master applications, the I²C master could drive the SCL line with a push-pull

stage. In all other cases, the requirements for bus termination using standard pull-up according to the

I²C (pins SCL and SDA) should be considered - especially regarding noise environments and EMC in

PCB design. For the I²C interface, the timing diagram and its timing specification, please see

Figure 39. Clock stretching is not supported by the AS7331. I²C commands towards the AS7331 take

effect after the end of the I²C write cycle (I²C Stop condition).

Each data transfer begins with a start (S) condition, defined by a high to low transition of SDA while

SCL is high. The transfer is terminated by a stop (P) condition, which is defined by a low to high

transition of SDA while SCL is high. A repeated start condition (Sr) can be generated instead of a stop

condition if the transfer should be continued with a new data block. The start and repeated start

conditions are functionally equivalent.

Figure 36:

Start and Stop Conditions of the I²C Bus

SDA

SCL

S = START

condition

Sr = repeated START

condition

P = STOP

condition

AS7331 数据表(PDF) 43 Page - ams-OSRAM AG

AS7331 数据表(HTML) 43 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载

链接网址

AS7331 数据表(PDF) 43 Page - ams-OSRAM AG

AS7331 数据表(HTML) 43 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表 下载

链接网址

数据表下载