AS7331 datasheet(45/72 Pages) AMSOSRAM

45 / 72 page

Document Feedback

AS7331

Functional Description

Datasheet

• PUBLIC

DS001047

• v4-00 • 2023-Mar-24

│ 44

7.8.1

I²C Timing Characteristics

Figure 39:

I²C Slave Timing Characteristics of the AS7331

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fSCL

I²C Clock Frequency at SCL.

RPULLUP

≥ 820 Ω

CL(SCL, SDA)

≤ 400 pF

400

kHz

tHIGH

SCL High Pulse Width.

0.6

µs

tLOW

SCL Low Pulse Width.

1.3

µs

SCL and SDA Rise Time.

0.3

µs

SCL and SDA Fall Time.

0.3

µs

tHD;STA

Hold Time Start Condition.

0.6

µs

tSU;SDA

Setup Time Start Condition.

0.6

µs

tHD;DATM

SDA Data Hold Time (Master).

Data transfer from

master to slave

0.02

µs

tHD;DATS

SDA Data Hold Time (Slave).

Data transfer from

slave to master

0.3

0.9

µs

tSU;DAT

Data Setup Time.

0.1

µs

tSU;STO

Setup Time Stop Condition.

0.6

µs

tBUF

Bus Free Time between a Stop

and a Start Condition.

1.3

µs

7.8.2

I²C Timing Diagrams

Figure 40:

I²C Slave Timing Diagram

7.8.3

I²C Write Protocol

The start byte consists of the slave address

followed by the bit R/W set to “0” for the write direction.

The first byte after the start byte is always the address pointer to the internal register, which the

master wants to write. When the master sends the next byte, it is stored in the internal register,

tSU;STA

tHD;STA

tBUF

tSU;STO

S = start condition

Sr = repeated start condition

P = stop condition

tHIGH

tLOW

tHD;DAT

tSU;DAT

SCL

SDA

AS7331 数据表(PDF) 45 Page - ams-OSRAM AG

AS7331 数据表(HTML) 45 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载