数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS7331 数据表(PDF) 55 Page - ams-OSRAM AG

部件名 AS7331
功能描述  Spectral UVA/B/C Sensor
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSOSRAM [ams-OSRAM AG]
网页  https://ams-osram.com/
标志 AMSOSRAM - ams-OSRAM AG

AS7331 数据表(HTML) 55 Page - ams-OSRAM AG

Back Button AS7331 Datasheet HTML 51Page - ams-OSRAM AG AS7331 Datasheet HTML 52Page - ams-OSRAM AG AS7331 Datasheet HTML 53Page - ams-OSRAM AG AS7331 Datasheet HTML 54Page - ams-OSRAM AG AS7331 Datasheet HTML 55Page - ams-OSRAM AG AS7331 Datasheet HTML 56Page - ams-OSRAM AG AS7331 Datasheet HTML 57Page - ams-OSRAM AG AS7331 Datasheet HTML 58Page - ams-OSRAM AG AS7331 Datasheet HTML 59Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 72 page
background image
Document Feedback
AS7331
Register Description
Datasheet
• PUBLIC
DS001047
• v4-00 • 2023-Mar-24
71
│ 54
Addr: 7h
CREG2
Bit
Bit Name
Default
Access
Bit Description
1
Internal measurement of the
externally defined conversion
time via SYN pulse in SYND
mode is enabled (OUTCONV
results are generated as well as
temperature values for output
register TEMP).
3
EN_DIV
0
RW
Value
Function
0
Digital divider of the
measurement result registers is
disabled.
1
Digital divider of the
measurement result registers is
enabled (might be needed @
CREG1:TIME > 6 dec).
2:0
DIV
000
RW
Value
Value of the divider (21+DIV[dec])
000
21
001
22
010
23
011
24
100
25
101
26
110
27
111
28
In SYND mode, the conversion time is externally controlled via pin SYN. In that case, the bit
CREG2:EN_TM enables the counting of internal clocks within the externally given conversion time, as
well as the access to the output register, OUTCONV, which contains the counting result. It is possible
to count several clocks up to 24 bits. In case this function is not used in SYND mode (equal to
CREG2:EN_TM =
“0”), no result for temperature measurement is generated and the values for the
output register TEMP will not be valid.
The bit CREG2:EN_DIV enables the internal prescaler, which could be interesting for conversion
times more than 16-
bits (CREG1:TIME ≥ 0111b) and if SYND mode is used. The value of CREG2:DIV
is only valid with CREG2:EN_DIV =
“1”. Then the measurement range is extended while the resolution
of the 16-bit register results is reduced at the same time (see chapter 7.5). Thus, it is also possible to
generate complete measurement results for conversion times from 217 to 224 system clocks
(CREG1:TIME). If the chosen value of the prescaler is too small, a counter overflow could occur,
which is shown by the bit STATUS:MRESOF of the result register bank.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com