AS7331 datasheet(58/72 Pages) AMSOSRAM

58 / 72 page

Document Feedback

AS7331

Datasheet

• PUBLIC

DS001047

• v4-00 • 2023-Mar-24

│ 57

Figure 52:

EDGES Register

Addr: Ah

EDGES

Bit

Bit Name

Default

Access

Bit Description

7:0

EDGES

01h

Value [dec]

Function

1…255

Number of SYN falling

edges.

8.2.8

Option Register - OPTREG (Address Bh)

The register bit OPTREG:INIT_IDX allows to communicate via the I²C with simple masters, which do

not support the I²C repeated START condition. In this case, the start address for a read operation can

only be set by complete write access with the I²C STOP condition at the end. For this kind of simple

I²C master

, the bit INIT_IDX has to be “0”. Then, the reading of data starts at the given index address.

After each data transfer, the index address is incremented.

With INIT_IDX set to “1”, each short read operation starts at the default address 2h in Measurement

mode and 0h in Configuration mode. The setting of the internal read index address followed by the I²C

repeated START condition, works as usual. After each data transfer, the index address is

incremented. Please also see chapter 7.8.4.

Figure 53:

Option Register

Addr: Bh

OPTREG

Bit

Bit Name

Default [b]

Access

Bit Description

7:1

0111001

Reserved

(Default value after power-on reset and

software reset, but different, irrelevant

values after changing CREG1:GAIN or

CREG3:CCLK. The recommended write

value is 0000000b in case of

OPTREG:INIT_IDX should be changed.)

AS7331 数据表(PDF) 58 Page - ams-OSRAM AG

AS7331 数据表(HTML) 58 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载