RZSLASHT2ME datasheet(7/116 Pages) RENESAS

7 / 116 page

Table 1.8

Communication interfaces (2 of 3)

Feature

Functional description

Serial communication interface (SCI)

● 6 channels

● 5 communication mode

– Asynchronous interfaces

– 8-bit clock synchronous interface

– Simple I2C (master-only)

– Simple SPI

– Smart card interface

● Clock source is select from among four internal clock signals

● Bit rate specifiable with the on-chip baud rate generator

● Full-duplex and half-duplex communication

● Data length: 7 to 9 bits (Asynchronous mode)

● Bit rate modulation

● Double speed mode (Asynchronous, Clock Synchronous, Simple SPI mode)

● RS-485 driver control function (Asynchronous mode)

● Loopback function to enable self-diagnosis (Asynchronous, Clock synchronous mode)

I2C bus interface (IIC)

● 3 channels

● Communication formats: I2C bus format or SMBus format

● Master or slave mode selectable

● Supports the multi-master

● Maximum transfer rate: 400 kbps (Standard mode and Fast mode)

CAN-FD module (CANFD)

● 2 channels

● Comply with CAN-FD ISO 11898-1 (2015)

● Communication speed

– Classical CAN mode: 1 Mbps

– CAN FD mode:

Nominal bit rate: max. 1 Mbps

Data bit rate: max. 8 Mbps

● Total 192 message buffers (in case frame size is 76 bytes)

– Individual buffers: 64 for TX

– Shared buffers: 128 for TX and RX including FIFO

● Selectable ID type with 11-bit Standard and 18-bit Extended

● Selectable Frame type: Data Frame and Remote Frame

● Up to 256 receive rules

Serial peripheral interface (SPI)

● 4 channels

● SPI transfer facility

Using the MOSI (master out slave in), MISO (master in slave out), SSL (slave select), and

RSPCK (SPI clock) signals enables serial transfer through SPI operation (four lines) or

clock-synchronous operation (three lines) capable of handling serial transfer as a master or

slave

● Data formats

– Switching between MSB first and LSB first

– Transfer bit length selectable to 4 - 32 bits

– 32 bits × 4-stage FIFO transmit and receive buffers

– Up to four frames can be transmitted or received in a single transfer operation (with

each frame having up to 32 bits)

● RSPCK can be stopped automatically with the reception buffer full for master reception

RZ/T2ME Datasheet

1. Overview

R01DS0441EJ0110 Rev.1.10

Mar 13, 2026

Page 7 of 116

RZ/T2ME 数据表(PDF) 7 Page - Renesas Technology Corp

RZ/T2ME 数据表(HTML) 7 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载