| 数据搜索系统,热门电子元器件搜索 |
|
RZ/T2ME 数据表(PDF) 81 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/T2ME 数据表(HTML) 81 Page - Renesas Technology Corp |
|
81 / 116 page ![]() Output stopping signal from GPT*1 GPT PWM output pins Outputs disabled tPOEGDO Note 1. GPTn.GTST.DTEF (dead time error flag), GPTn.GTST.OABLF (simultaneous low out flag), or GPTn.GTST.OABHF (simultaneous high output flag) Figure 2.51 Output disable time for POEG in response to detection of the output stopping signal from GPT POEGmGn.SSF bit (m = 0 to 2, n = A to D) GPT PWM output pins Outputs disabled tPOEGDS Figure 2.52 Output disable time for POEG in response to the register setting GPT PWM output pins Oscillation stop detection signal (internal signal) Main clock Outputs disabled tPOEGDOS Figure 2.53 Output disable time for POEG in response to the oscillation stop detection 2.5.5.7 A/D Converter Trigger Timing Table 2.31 A/D converter trigger timing Parameter Symbol Min. Max. Unit*1 Reference figure A/D converter A/D converter trigger input pulse width ADTRG0#, ADTRG1# tTRGW 1.5 — tPADCcyc Figure 2.54 Note 1. tPADCcyc: PCLKADC cycle PCLKADC tTRGW ADTRG0# ADTRG1# Figure 2.54 A/D converter trigger input timing (ADTRG0#, ADTRG1#) RZ/T2ME Datasheet 2. Electrical Characteristics R01DS0441EJ0110 Rev.1.10 Mar 13, 2026 Page 81 of 116 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |