RZSLASHT2ME datasheet(79/116 Pages) RENESAS

79 / 116 page

Corresponding bit in

the SPOER register

MTU PWM output pins

Outputs disabled

tPOEDS

Figure 2.45

Output disable time for POE in response to the register setting

MTU PWM output pins

Oscillation stop detection

signal (internal signal)

Main clock

Outputs disabled

tPOEDOS

Figure 2.46

Output disable time for POE in response to the oscillation stop detection

2.5.5.5

GPT Timing

Table 2.29

GPT timing

Parameter

Symbol

Min.

Max.

Unit*1

Reference figure

GPT

Input capture input

pulse width

Single-edge setting

tGTICW

2.5

—

tPHcyc

Figure 2.47

Both-edge setting

3.5

—

External trigger

input pulse width

Single-edge setting

tGTEW

2.5

—

tPHcyc

Figure 2.48

Both-edge setting

3.5

—

Note 1. tPHcyc: PCLKH cycle (LLPP channels), PCLKM cycle (Other channels)

PCLKH, PCLKM

tGTICW

Input capture input

Figure 2.47

GPT input capture input timing

RZ/T2ME Datasheet

2. Electrical Characteristics

R01DS0441EJ0110 Rev.1.10

Mar 13, 2026

Page 79 of 116

RZ/T2ME 数据表(PDF) 79 Page - Renesas Technology Corp

RZ/T2ME 数据表(HTML) 79 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载