数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10 数据表(PDF) 62 Page - STMicroelectronics

部件名 ST10
功能描述  16-BIT MCU WITH 32K BYTE ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10 数据表(HTML) 62 Page - STMicroelectronics

Back Button ST10 Datasheet HTML 57Page - STMicroelectronics ST10 Datasheet HTML 58Page - STMicroelectronics ST10 Datasheet HTML 59Page - STMicroelectronics ST10 Datasheet HTML 60Page - STMicroelectronics ST10 Datasheet HTML 61Page - STMicroelectronics ST10 Datasheet HTML 62Page - STMicroelectronics ST10 Datasheet HTML 63Page - STMicroelectronics ST10 Datasheet HTML 64Page - STMicroelectronics ST10 Datasheet HTML 65Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 62 / 65 page
background image
ST10C167
62/65
The formula for SSC Clock Cycle time is : t300 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer.
Notes 1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn
in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b).
2. The bit timing is repeated for all bits to be transmitted or received.
Slave mode
VCC =5V ±10%, VSS = 0V, CPU clock = 25MHz, TA = -40 to +125°C, CL = 100pF
Note
1. Timing guaranteed by design.
Figure 25 : SSC master timing
Symbol
Parameter
Max Baud rate=6.25MBd
(<SSCBR> = 0001h)
Variable Baud rate
(<SSCBR>=0001h-FFFFh )
Unit
Min.
Max.
Min.
Max.
t310
SR
SSC clock cycle time
160
160
8 TCL
262144 TCL
ns
t311
SR
SSC clock high time
70
t310/2 - 10
–ns
t312
SR
SSC clock low time
70
t310/2 - 10
–ns
t313
SR
SSC clock rise time
10
10
ns
t314
SR
SSC clock fall time
10
10
ns
t315
CC
Write data valid after shift edge
54
2 TCL + 14
ns
t316
CC
Write data hold after shift edge
0
0
ns
t317p SR Read data setup time before latch edge,
phase error detection on (SSCPEN = 1)
100
4TCL + 20
ns
t318p SR Read data hold time after latch edge,
phase error detection on (SSCPEN = 1)
140
6TCL + 20
ns
t317
SR
Read data setup time before latch edge,
phase error detection off (SSCPEN = 0)
10
10
ns
t318
SR
Read data hold time after latch edge,
phase error detection off (SSCPEN = 0)
0–
0
ns
t303
t304
t
305
t
305
t
305
t
306
1st Out Bit
Last Out Bit
2nd Out Bit
t
300
t
302
t
301
1)
2)
t307
2nd.In Bit
1st.In Bit
t308
t
307
Last.In Bit
t
308
SCLK
MTSR
MRST
XX - ELECTRICAL CHARACTERISTICS (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com