数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10 数据表(PDF) 52 Page - STMicroelectronics

部件名 ST10
功能描述  16-BIT MCU WITH 32K BYTE ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10 数据表(HTML) 52 Page - STMicroelectronics

Back Button ST10 Datasheet HTML 48Page - STMicroelectronics ST10 Datasheet HTML 49Page - STMicroelectronics ST10 Datasheet HTML 50Page - STMicroelectronics ST10 Datasheet HTML 51Page - STMicroelectronics ST10 Datasheet HTML 52Page - STMicroelectronics ST10 Datasheet HTML 53Page - STMicroelectronics ST10 Datasheet HTML 54Page - STMicroelectronics ST10 Datasheet HTML 55Page - STMicroelectronics ST10 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 65 page
background image
ST10C167
52/65
XX.4.10 - Demultiplexed bus
VDD =5V ± 10%, VSS = 0V, TA = -40 to +125°C
CL (for Port0, Port1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100pF,
CL (for Port 6, CS) = 100pF
ALE cycle time = 4 TCL + 2tA +tC +tF (80ns at 25MHz CPU clock without wait states)
Table 19 : Demultiplexed bus characteristics
Symbol
Parameter
Max. CPU Clock
= 25MHz
Variable CPU Clock
1/2TCL = 1 to 25MHz
Unit
Min.
Max.
Min.
Max.
t5
CC
ALE high time
10 + tA
TCL - 10+ tA
–ns
t6
CC
Address setup to ALE
4 + tA
TCL - 16+ tA
–ns
t8
CC
ALE falling edge to RD, WR (with
RW-delay)
10 + tA
TCL - 10 + tA
–ns
t9
CC
ALE falling edge to RD, WR (no
RW-delay)
-10 + tA
-10 + tA
–ns
t12
CC
RD, WR low time (with RW-delay)
30 + tC
2TCL - 10 + tC
–ns
t13
CC
RD, WR low time (no RW-delay)
50 + tC
3TCL - 10 + tC
–ns
t14
SR
RD to valid data in (with RW-delay)
20 + tC
–2TCL - 20 + tC
ns
t15
SR
RD to valid data in (no RW-delay)
40 + tC
–3TCL - 20 + tC
ns
t16
SR
ALE low to valid data in
40 + tA +tC
3TCL - 20
+tA +tC
ns
t17
SR
Address/Unlatched CS to valid data
in
–50 + 2tA +tC
4TCL - 30
+2tA +tC
ns
t18
SR
Data hold after RD rising edge
0
0
ns
t20
1
SR
Data float after RD rising edge
(with RW-delay1)
–26 + tF
2TCL - 14
+tF +2tA
2
ns
t21
1
SR
Data float after RD rising edge
(no RW-delay1)
–10 + tF
–TCL - 10
+tF +2tA
2
ns
t22
CC
Data valid to WR
20 + tC
2TCL- 20 + tC
–ns
t24
CC
Data hold after WR
10 + tF
TCL - 10+ tF
–ns
t26
CC
ALE rising edge after RD, WR
-10 + tF
-10 + tF
–ns
t28
CC
Address/Unlatched CS hold after
RD, WR 2
0+ tF
–0 + tF
–ns
t38
CC
ALE falling edge to Latched CS
-4 - tA
10 - tA
-4 - tA
10 - tA
ns
t39
SR
Latched CS low to Valid Data In
40 + tC+2tA
3TCL - 20
+tC +2tA
ns
t41
CC
Latched CS hold after RD, WR
6 + tF
TCL - 14 + tF
–ns
t42
CC
ALE falling edge to RdCS, WrCS
(with RW-delay)
16 + tA
TCL - 4 + tA
–ns
XX - ELECTRICAL CHARACTERISTICS (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com