数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10 数据表(PDF) 45 Page - STMicroelectronics

部件名 ST10
功能描述  16-BIT MCU WITH 32K BYTE ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10 数据表(HTML) 45 Page - STMicroelectronics

Back Button ST10 Datasheet HTML 41Page - STMicroelectronics ST10 Datasheet HTML 42Page - STMicroelectronics ST10 Datasheet HTML 43Page - STMicroelectronics ST10 Datasheet HTML 44Page - STMicroelectronics ST10 Datasheet HTML 45Page - STMicroelectronics ST10 Datasheet HTML 46Page - STMicroelectronics ST10 Datasheet HTML 47Page - STMicroelectronics ST10 Datasheet HTML 48Page - STMicroelectronics ST10 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 65 page
background image
ST10C167
45/65
XX.4.8 - External clock drive XTAL1
VDD =5V ± 10%, VSS =0V, TA = -40 to +125°C unless otherwise specified.
Notes 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.
2. 25MHz is the maximum input frequency when using an external crystal oscillator; however, 50MHz can be applied with an external
clock source.
3. The input clock signal must reach the defined levels VIL and VIH2.
XX.4.9 - Multiplexed bus
VDD =5V ± 10%, VSS = 0V, TA = -40 to +125°C
CL (for Port0, Port1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100pF,
CL (for Port 6, CS) = 100pF
ALE cycle time = 6 TCL + 2tA +tC +tF (120ns at 25MHz CPU clock without wait states)
Symbol
Parameter
fCPU =fXTAL
fCPU =fXTAL /2
fCPU =fXTAL *N
N = 1.5/2,/2.5/3/4/5
Unit
Min.
Max.
Min.
Max.
Min.
Max.
tOSC
SR
Oscillator period
40 1
1000
20 2
500
40 * N
100 * N
ns
t1
SR
High time
18 3
6 3
10 3
–ns
t2
SR
Low time
18 3
6 3
10 3
–ns
t3
SR
Rise time
10 3
6 3
10 3
ns
t4
SR
Fall time
10 3
6 3
10 3
ns
Figure 13 : External clock drive XTAL1
Table 18 : Multiplexed bus characteristics
Symbol
Parameter
Max. CPU Clock
= 25MHz
Variable CPU Clock
1/2TCL = 1 to 25MHz
Unit
Min.
Max.
Min.
Max.
t5
CC
ALE high time
10 + tA
TCL - 10 + tA
–ns
t6
CC
Address setup to ALE
4 + tA
TCL - 16+ tA
–ns
t7
CC
Address hold after ALE
10 + tA
TCL - 10 + tA
–ns
t8
CC
ALE falling edge to RD, WR
(with RW-delay)
10 + tA
TCL - 10 + tA
–ns
t9
CC
ALE falling edge to RD, WR (no
RW-delay)
-10 + tA
-10 + tA
–ns
t1
t3
t4
VIL
t2
tOSC
VIH2
XX - ELECTRICAL CHARACTERISTICS (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com