ST62T35B datasheet(57/82 Pages) STMICROELECTRONICS

57 / 82 page

57/82

ST62T35B/E35B

4.5.4 DATA RECEPTION

The UART continuously looks for a falling edge on

the input pin whenever a transmission is not ac-

tive. Once an edge is detected it waits 1 bit time (8

states) to accommodate the Start bit, and then as-

sembles the following serial data stream into the

data register. The data in the ninth bit position is

copied into Bit 9, replacing any previous value set

for transmission. After all 9 bits have been re-

ceived, the Receiver waits for the duration of one

bit (for the Stop bit) and then transfers the re-

ceived data into the buffer register, allowing a fol-

lowing character to be received. The interrupt flag

RXRDY is set to 1 as the data is transferred to the

buffer register and, if enabled, will generate an in-

terrupt.

If a transmission is started during the course of a

reception, the transmission takes priority and the

reception is stopped to free the resources for the

transmission. This implies that a handshaking sys-

tem must be implemented, as polling of the UART

to detect reception is not available.

Figure 34. .UART Data Output

4.5.5 INTERRUPT CAPABILITIES

Both reception and transmission processes can

induce interrupt to the core as defined in the inter-

rupt section. These interrupts are enabled by set-

ting TXIEN and RXIEN bit in the UARTCR regis-

ter, and TXMT and RXRDY flags are set accord-

ingly to the interrupt source.

4.5.6 REGISTERS

UART Data Register (UARTDR)

Address: D6h, Read/Write

Bit7-Bit0.

UART data bits. A write to this register

loads the data into the transmit shift register and

triggers the start of transmission. In addition this

resets the transmit interrupt flag TXMT. A read of

this register returns the data from the Receive

buffer.

Warning. No Read/Write Instructions may be

used with this register as both transmit and re-

ceive share the same address

Table 18. . Baudrate Selection

TXD1

TXD

PORT DATA

MUX

OUTPUT

UARTOE

VR02011

BR2

BR0

fINT Division

Baud Rate

fINT = 8MHz

fINT = 4MHz

6.656

1200

600

3.328

2400

1200

1.664

4800

2400

832

9600

4800

416

19200

9600

256

31200

15600

208

38400

19200

Reserved

ST62T35B 数据表(PDF) 57 Page - STMicroelectronics

ST62T35B 数据表(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载