ST7263B datasheet(32/132 Pages) STMICROELECTRONICS

部件名	ST7263B

功能描述	LOW SPEED USB 8-BIT MCU FAMILY WITH FLASH/ROM, UP TO 512 BYTES RAM, 8-BIT ADC, WDG, TIMER, SCI & I²C

PDF	132 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

32 / 132 page

ST7263B

32/132

10 MISCELLANEOUS REGISTER

Address: 0009h

—

Read/Write

Reset Value: 0000 0000 (00h)

Bit 7:3 = Reserved

Bit 2 = SMS

Slow Mode Select.

This bit is set by software and only cleared by hard-

ware after a reset. If this bit is set, it enables the use

of an internal divide-by-2 clock divider (refer to Fig-

ure 15 on page 19). The SMS bit has no effect on

the USB frequency.

0: Divide-by-2 disabled and CPU clock frequency

is standard

1: Divide-by-2 enabled and CPU clock frequency is

halved.

Bit 1 = USBOE

USB enable.

If this bit is set, the port PC2 outputs the USB out-

put enable signal (at “1” when the ST7 USB is

transmitting data).

Unused bits 7-4 are set.

Bit 0 = MCO

Main Clock Out selection

This bit enables the MCO alternate function on the

PA0 I/O port. It is set and cleared by software.

0: MCO alternate function disabled (I/O pin free for

general-purpose I/O)

1: MCO alternate function enabled (fCPU on I/O

port)

---

SMS

USBOE

MCO

ST7263B 数据表(PDF) 32 Page - STMicroelectronics

ST7263B 数据表(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载