STULPI01A datasheet(18/44 Pages) STMICROELECTRONICS

18 / 44 page

Block description

STULPI01A - STULPI01B

18/44

Block description

The STULPI01 integrates a comparator for the VBUS, ID line detector, differential HS data

driver, differential and single-ended receivers, low dropout voltage regulators, and control

logic.

The STULPI01 provides a complete solution for connection of a digital USB

host/device/OTG controller to a USB bus.

6.1

Oscillator and PLL

An external clock (digital square wave 1V8VIO referred) driven into XI must be used (version

STULPI01A or STULPI01B).

The PLL internally produces all frequencies needed for operation:

●

60 MHz clock for the UTMI core and ULPI interface controller

●

1.5 MHz for low speed USB data

●

12 MHz for full speed USB data

●

480 MHz for high speed USB data

●

Other internal frequencies for data conversion and data recovery

6.2

Voltage reference

This block provides the precise reference voltage needed by internal circuit.

It requires a 12 k

Ω +/- 1% resistor connected to the RREF pin.

6.3

Power-on-reset (POR)

The power-on-reset circuit generates a reset pulse upon power-up which is used to initialize

the entire digital logic. Power-on-reset senses the V3V3V and V1V2V voltage.

During power-on-reset pulse, the ULPI pins are in a high impedance state with pull-

down/pull-up resistors disabled.

6.4

UTMI + CORE

This is the digital heart of the chip and performs the bit-stuffing, NRZI decoding and serial-

to-parallel conversion during receive and the reverse operation during transmit for HS and

FS/LS.

6.5

ULPI wrapper

This implements the ULPI related protocol and conversion from UTMI+ to ULPI interface.

This block also implements the interrupt logic and complete ULPI register set.

STULPI01A 数据表(PDF) 18 Page - STMicroelectronics

STULPI01A 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载