| 数据搜索系统,热门电子元器件搜索 |
|
STULPI01A 数据表(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STULPI01A 数据表(HTML) 25 Page - STMicroelectronics |
|
25 / 44 page ![]() STULPI01A - STULPI01B Block description 25/44 6.18.7 High speed mode entry In high speed mode, the internal 480 MHz clock is generated by the DLL, which must be calibrated any time device enters high speed mode by writing '00' to the XcvrSel field in the Function Control register. During the DLL calibration it is not possible to accept any commands, therefore to avoid any communication problems with the controller the clock on the ULPI interface is stopped. See Figure 10 for more information. Figure 8. Start-up sequence Figure 9. RESETn behavior |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |