| 数据搜索系统,热门电子元器件搜索 |
|
STULPI01A 数据表(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STULPI01A 数据表(HTML) 32 Page - STMicroelectronics |
|
32 / 44 page ![]() ULPI registers STULPI01A - STULPI01B 32/44 Table 17. Function control register 04h-06h(Read), 04h(Write), 05h(Set), 06h(Clear) (Controls UTMI function setting of the USB transceiver PHY) Field name Bits Access Reset Description XcvrSelect 1:0 rd/wr/s/c 01b Selects the required transceiver speed. 00b: Enable HS transceiver 01b: Enable FS transceiver 10b: Enable LS transceiver 11b: Enable FS transceiver for LS packets (FS preamble is automatically pre-pended) IMPORTANT NOTE: Every time the XcvrSelect is changed to ‘00’, the output ULPI clock is stopped for the time needed for internal DLL calibration. TermSelect 2 rd/wr/s/c 0b Controls the internal pull-up resistors or HS terminations. Control over these resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown, as shown in Table 24. OpMode 4:3 rd/wr/s/c 00b Selects the required bit encoding style during transmit. 00b: Normal operation 01b: Non-driving 10b: Disables bit-stuff and NRZI encoding 11b: Do not automatically add SYNC and EOP when transmitting. Must be used only for HS packets. Reset 5 rd/wr/s/c 0b Active high transceiver reset. After the Link sets this bit, STULPI01 asserts DIR and reset the UTMI+ core. When the reset is completed, STULPI01 de-asserts DIR and automatically clears this bit. After de-asserting DIR, STULPI01 re-asserts DIR and sends an RX CMD update to the Link. Note: If Reset bit is set to ‘1’ and SuspendM bit is set to ‘0’ in the same register access, SuspendM bit takes higher priority and chip will enter low power mode. Reset bit will be cleared. SuspendM 6 rd/wr/s/c 1b Active low PHY suspend. Puts PHY into Low Power Mode. STULPI01 automatically sets this bit to ‘1’ when Low Power Mode is exited. 0b: Low Power Mode 1b: Powered Note: If Reset bit is set to ‘1’ and SuspendM bit is set to ‘0’ in the same register access, SuspendM bit takes higher priority and chip will enter low power mode. Reset bit will be cleared. Reserved 7 rd/wr/s/c 0b Reserved |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |