数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC5412FN 数据表(PDF) 26 Page - STMicroelectronics

部件名 STLC5412FN
功能描述  2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC5412FN 数据表(HTML) 26 Page - STMicroelectronics

Back Button STLC5412FN Datasheet HTML 22Page - STMicroelectronics STLC5412FN Datasheet HTML 23Page - STMicroelectronics STLC5412FN Datasheet HTML 24Page - STMicroelectronics STLC5412FN Datasheet HTML 25Page - STMicroelectronics STLC5412FN Datasheet HTML 26Page - STMicroelectronics STLC5412FN Datasheet HTML 27Page - STMicroelectronics STLC5412FN Datasheet HTML 28Page - STMicroelectronics STLC5412FN Datasheet HTML 29Page - STMicroelectronics STLC5412FN Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 74 page
background image
If not programmed this bit is inactive. The relock
will take place only after completion of present
monitor transfer. (EOM received). This locking will
cause a phase jump of FSa and BCLK signals. To
avoid problems on the GCI bus that is synchro-
nized by FSa, a number of 5 GCI frames after the
phase jump will be ignored by the STLC5412.
For proper system operation before writing the
LOCK bit in CR7 register, the MOB bit (Mask
Overhead Bits) in CR4 register should be set to 1
to avoid spontaneous monitor message genera-
tion from STLC5412. Following the relocking the
MOB bit should be set back to desired value after
a minimum time to be defined (ex. 1msec).
The suggestedprocedure is to program the LOCK bit
in CR7 register after the AI indication from
STLC5412. In this case the system controller knows
when the phase jump takes place and can reset the
transmission/receptionof the GCI controller.
Notes:
The DECT EOC message reception generates an
interrupt as a normal EOC message according to
the rules stored in OPR register. The DECT sync
message must be checked 3 times (reset value
of OPR register). If it is not detected 3 times iden-
tical no pulse is generated. The DECT pulse
width on output pin SFSx is 6msec.
MAINTENANCE FUNCTIONS
M channel
In each frame there are 6 ”overhead” bits assigned
to various control and maintenance functions.
Some programmable processing of these bits is
provided on chip while interaction with an external
controller provides the flexibility to take full advan-
tage of the maintenance channels. See OPR,
TXM4, TXM56, TXEOC, RXM4, RXM56, RXEOC
TX EOC
SFSx
n*12ms (n=40 minimum)
6ms
DECT DECT DECT
txeoc
txeoc
txeoc
txeoc
txeoc
txeoc
txeoc
txeoc
txeoc
DECT
DECT
DECT
LT DECT MODE
NT DECT MODE
SFSx
n*12ms
RX EOC
12 ms
SFSr
RXEOC INT
RXEOC INT
RXEOC INT
RXEOC INT
6ms
DECT DECT
DECT
rxeoc
rxeoc
rxeoc
rxeoc
rxeoc
rxeoc
rxeoc
rxeoc
rxeoc
DECT
DECT
DECT
36ms + line delay
TIMING DIAGRAMS FOR DECT
STLC5412
26/74



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com