STLC5466 datasheet(42/130 Pages) STMICROELECTRONICS

42 / 130 page

STLC5466

42/130

– The IM2/1 bits of Source Register (SRCR of CMDR) indicate the DIN pin number and

the OM2/1 bits of Destination Register (DSTR of CMAR) indicate the Dout pin number

– The ITS4/0 and IM0 bits of Source Register (SRCR of CMDR) indicate the input timeslot number. (IM0

bit is the Least Significant Bit; it indicates either even timeslot or odd timeslot.

– The OTS4/0 and OM0 bits of Destination Register (DSTR of CMAR) indicate the output timeslot number.

(OM0 bit is the Least Significant Bit; it indicates either even timeslot or odd timeslot.

• Nota Bene:

CLOCK A/B is at 4 or at 8 MHz in accordance with HCL bit of General Configuration Register GCR (02).

– HCL=1, bit clock frequency is at 8 192 kHZ.

For a TDM at 4 Mbit/s or 2Mbit/s, each received bit is sampled at 3/4 bit-time.

IM2 (bit7)

IM1 (bit6)

DIN pin

OM2 (bit7)

OM1 (bit6)

DOUT pin

DIN0

DOUT0

DIN2

DOUT2

DIN4

DOUT4

DIN6

DOUT6

ITS4

(bit4)

ITS3

(bit3)

ITS2

(bit2)

ITS1

(bit1)

ITS0

(bit0)

IM0

(bit5)

Input timeslot

number

OTS4

(bit4)

OTS3

(bit3)

OTS2

(bit2)

OTS1

(bit1)

OTS0

(bit0)

OM0

(bit5)

Output timeslot

number

STLC5466 数据表(PDF) 42 Page - STMicroelectronics

STLC5466 数据表(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载