STPC4EDBC datasheet(77/93 Pages) STMICROELECTRONICS

77 / 93 page

DESIGN GUIDELINES

Release 1.5 - January 29, 2002

77/93

6.4. PLACE AND ROUTE

RECOMMENDATIONS

6.4.1. GENERAL RECOMMENDATIONS

Some STPC Interfaces run at high speed and

need to be carefully routed or even shielded like:

1) Memory Interface

2) PCI bus

3) Graphics and video interfaces

4) 14 MHz oscillator stage

All clock signals have to be routed first and

shielded for speeds of 27MHz or higher. The high

speed signals follow the same constraints, as for

the memory and PCI control signals.

The next interfaces to be routed are Memory, PCI,

and Video/graphics.

All the analog noise-sensitive signals have to be

routed in a separate area and hence can be

routed indepedently.

6.4.2. PLL DEFINITION AND IMPLIMENTATION

PLLs are analog cells which supply the internal

STPC Clocks. To get the cleanest clock, the jitter

on the power supply must be reduced as much as

possible. This will result in a more stable system.

Each of the integrated PLL has a dedicated power

pin so a single power plane for all of these PLLs,

or one wire for each, or any solution in between

which help the layout of the board can be used.

Powering

these

pins

with

one

Ferrite

capacitances is enough. We recommend at least

2 capacitances: one 'big' (few uF) for power

storage, and one or 2 smalls (100nF + 1nF) for

noise filtering.

Figure 6-17. Shielding signals

ground ring

ground pad

shielded signal line

ground pad

shielded signal lines

STPC4EDBC 数据表(PDF) 77 Page - STMicroelectronics

STPC4EDBC 数据表(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载