HD6417618 datasheet(153/646 Pages) RENESAS

153 / 646 page

Section 7 Bus State Controller (BSC)

Rev. 6.00 Jun. 12, 2007 Page 121 of 610

REJ09B0131-0600

Bit

Bit Name

Initial

Value

R/W

Description

WR3

WR2

WR1

WR0

R/W

Number of Access Wait Cycles

Specify the number of wait cycles that are necessary for

read or write access.

0000: 0 cycle

0001: 1 cycle

0010: 2 cycles

0011: 3 cycles

0100: 4 cycles

0101: 5 cycles

0110: 6 cycles

0111: 8 cycles

1000: 10 cycles

1001: 12 cycles

1010: 14 cycles

1011: 18 cycles

1100: 24 cycles

1101: Reserved (setting prohibited)

1110: Reserved (setting prohibited)

1111: Reserved (setting prohibited)

R/W

External Wait Mask Specification

Specifies whether or not the external wait input is valid.

The specification by this bit is valid even when the

number of access wait cycle is 0.

0: External wait is valid

1: External wait is ignored

5 to 2



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

HW1

HW0

R/W

Number of Delay Cycles from RD,

WEn (BEn) negation to

Address,

CSn negation

Specify the number of delay cycles from

RD and WEn

(

BEn) negation to address and CSn negation.

00: 0.5 cycles

01: 1.5 cycles

10: 2.5 cycles

11: 3.5 cycles

HD6417618 数据表(PDF) 153 Page - Renesas Technology Corp

HD6417618 数据表(HTML) 153 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载