AT89C51AC3-RDTIM datasheet(71/140 Pages) ATMEL

71 / 140 page

AT89C51AC3

4383D–8051–02/08

Table 31. TMOD Register

TMOD (S:89h)

Timer/Counter Mode Control Register

Reset Value = 0000 0000b

GATE1

C/T1#

M11

M01

GATE0

C/T0#

M10

M00

Bit

Number

Bit

Mnemonic Description

GATE1

Timer 1 Gating Control Bit

Clear to enable Timer 1 whenever TR1 bit is set.

Set to enable Timer 1 only while INT1# pin is high and TR1 bit is set.

C/T1#

Timer 1 Counter/Timer Select Bit

Clear for Timer operation: Timer 1 counts the divided-down system clock.

Set for Counter operation: Timer 1 counts negative transitions on external pin T1.

M11

Timer 1 Mode Select Bits

M11 M01

Operating mode

Mode 0: 8-bit Timer/Counter (TH1) with 5-bit prescaler (TL1).

Mode 1: 16-bit Timer/Counter.

Mode 2: 8-bit auto-reload Timer/Counter (TL1) (1)

Mode 3: Timer 1 halted. Retains count

Reloaded from TH1 at overflow.

M01

GATE0

Timer 0 Gating Control Bit

Clear to enable Timer 0 whenever TR0 bit is set.

Set to enable Timer/Counter 0 only while INT0# pin is high and TR0 bit is set.

C/T0#

Timer 0 Counter/Timer Select Bit

Clear for Timer operation: Timer 0 counts the divided-down system clock.

Set for Counter operation: Timer 0 counts negative transitions on external pin T0.

M10

Timer 0 Mode Select Bit

M10 M00

Operating mode

Mode 0: 8-bit Timer/Counter (TH0) with 5-bit prescaler (TL0).

Mode 1: 16-bit Timer/Counter.

Mode 2: 8-bit auto-reload Timer/Counter (TL0) (2)

Mode 3: TL0 is an 8-bit Timer/Counter

TH0 is an 8-bit Timer using Timer 1’s TR0 and TF0 bits.

Reloaded from TH0 at overflow.

M00

AT89C51AC3-RDTIM 数据表(PDF) 71 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 71 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载