AT89C51AC3-RDTIM datasheet(22/140 Pages) ATMEL

22 / 140 page

AT89C51AC3

4383D–8051–02/08

External Space

Memory Interface

The external memory interface comprises the external bus (port 0 and port 2) as well as

the bus control signals (RD#, WR#, and ALE).

Figure 10 shows the structure of the external address bus. P0 carries address A7:0

while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 5

describes the external memory interface signals.

Figure 10. External Data Memory Interface Structure

Table 5. External Data Memory Interface Signals

External Bus Cycles

This section describes the bus cycles the AT89C51AC3 executes to read (see

Figure 11), and write data (see Figure 12) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator

clock period in standard mode or 6 oscillator clock periods in X2 mode. For further infor-

mation on X2 mode.

Slow peripherals can be accessed by stretching the read and write cycles. This is done

using the M0 bit in AUXR register. Setting this bit changes the width of the RD# and

WR# signals from 3 to 15 CPU clock periods.

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized

form and do not provide precise timing information. For bus cycle timing parameters

refer to the Section “AC Characteristics” of the AT89C51AC3 datasheet.

Signal

Name

Type

Description

Alternative

Function

A15:8

Address Lines

Upper address lines for the external bus.

P2.7:0

AD7:0

I/O

Address/Data Lines

Multiplexed lower address lines and data for the external

memory.

P0.7:0

ALE

Address Latch Enable

ALE signals indicates that valid address information are available

on lines AD7:0.

RD#

Read

Read signal output to external data memory.

P3.7

WR#

Write

Write signal output to external memory.

P3.6

RAM

PERIPHERAL

AT89C51AC3

AD7:0

A15:8

A7:0

A15:8

D7:0

A7:0

ALE

RD#

WR#

Latch

AT89C51AC3-RDTIM 数据表(PDF) 22 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 22 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT89C51AC3-RDTIM 数据表(PDF) 22 Page - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 22 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载