数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51AC3-RDTIM 数据表(PDF) 84 Page - ATMEL Corporation

部件名 AT89C51AC3-RDTIM
功能描述  Enhanced 8-bit Microcontroller with 64KB Flash Memory
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51AC3-RDTIM 数据表(HTML) 84 Page - ATMEL Corporation

Back Button AT89C51AC3-RDTIM Datasheet HTML 80Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 81Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 82Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 83Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 84Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 85Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 86Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 87Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 88Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 140 page
background image
84
AT89C51AC3
4383D–8051–02/08
In a Master configuration, the SS line can be used in conjunction with the MODF flag in
the SPI Status register (SPSCR) to prevent multiple masters from driving MOSI and
SCK (see Error conditions).
A high level on the SS pin puts the MISO line of a Slave SPI in a high-impedance state.
The SS pin could be used as a general-purpose if the following conditions are met:
The device is configured as a Master and the SSDIS control bit in SPCON is set.
This kind of configuration can be found when only one Master is driving the network
and there is no way that the SS pin could be pulled low. Therefore, the MODF flag in
the SPSCR will never be set(1).
The Device is configured as a Slave with CPHA and SSDIS control bits set(2). This
kind of configuration can happen when the system includes one Master and one
Slave only. Therefore, the device should always be selected and there is no reason
that the Master uses the SS pin to select the communicating Slave device.
Note:
1. Clearing SSDIS control bit does not clear MODF.
2. Special care should be taken not to set SSDIS control bit when CPHA =’0’ because in
this mode, the SS is used to start the transmission.
Baud Rate
In Master mode, the baud rate can be selected from a baud rate generator which is con-
trolled by three bits in the SPCON register: SPR2, SPR1 and SPR0.The Master clock is
selected from one of seven clock rates resulting from the division of the internal clock by
4, 8, 16, 32, 64 or 128.
Table 46 gives the different clock rates selected by SPR2:SPR1:SPR0.
In Slave mode, the maximum baud rate allowed on the SCK input is limited to Fsys/4
Table 46. SPI Master Baud Rate Selection
SPR2
SPR1
SPR0
Clock Rate
Baud Rate Divisor (BD)
0
0
0
Don’t Use
No BRG
0
0
1
F
CLK PERIPH /4
4
0
1
0
F
CLK PERIPH/8
8
0
1
1
F
CLK PERIPH /16
16
1
0
0
F
CLK PERIPH /32
32
1
0
1
F
CLK PERIPH /64
64
1
1
0
F
CLK PERIPH /128
128
1
1
1
Don’t Use
No BRG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com